

### TMC9660 Register Mode Reference Manual

#### **GENERAL DESCRIPTION**

The TMC9660 is a highly integrated monolithic gate driver and motor controller IC with buck converter. It includes a smart gate driver, a high-performance motion controller with hardware-based fieldoriented control (FOC) and servo controller (velocity, position, ramp generator), motor position feedback interfaces (A/B/N encoder, HALL), an analog signal processing block for bottom shunt current measurement (programmable current-sense amplifiers [CSAs] and analog-to-digital converters [ADCs]).

The TMC9660 supports two modes of operation: one mode to directly access the hardware registers, and the enhanced and simplified parameter mode. This document is the reference manual for the TMC9660 Register Mode and provides the necessary information needed to configure and operate the device. For general information on the IC, refer to the main TMC9660 Data Sheet.

#### **APPLICATIONS**

- Robotics
- **Power Tools**
- Gardening
- **Automated Guided Vehicles** (AGV)/Warehouse Automation
- Pump (e.g., Peristaltic)
- **Industrial 3D Printing**
- **Factory Automation**
- **Desktop Manufacturing**
- E-Bike/Light Electric Vehicles or LEV

#### TMC9660 FEATURES

- **Three-Phase Permanent Magnet** Synchronous Motors (PMSM)/Brushless DC (BLDC), Two-Phase Stepper Motor, and **Brushed DC Motor Support**
- 7.7V to 70V Single-Supply Operating Voltage Range
- Smart Gate Driver with Adjustable Strength up to 1A/2A Source/Sink
- Field-Oriented Controller/FOC in Hardware for Wide Bandwidth Current Control Loop
- Position, Velocity, and Torque Controller in Hardware for Fast and Precise Control
- 8-Point Ramp Generator with Ramp Calculation in Real Time in Hardware
- Fast Space Vector Pulse Width Modulation (SVPWM) Engine (2kHz ...100kHz) with 120MHz Clock
- Feedback Position Sensor Support (Hall, A/B/N)
- **Bottom Shunt Current Measurement** (Programmable CSA and ADCs)
- Charge Pump with Voltage Doubler
- Trickle Charge Pump for 100% PWM Duty Cycle
- SPI, UART Interfaces for Communication with Main/Application Controller
- Internal Oscillator with Phase Locked Loop (PLL) and Optional External Crystal or Clock
- Compact Monolithic Solution, 64-Pin, 9mm x 9mm TQFN Package

## SIMPLIFIED BLOCK DIAGRAM




Figure 1. TMC9660 Block diagram

analog.com Rev. 0 2 of 155

### **TABLE OF CONTENTS**

IABLE OF	CONTENTS	
General Description1	Fault Handling, Enabling, and Reporting	22
Applications1	Step-by-Step Setup: Gate Driver	22
TMC9660 Features1	PWM Engine Setup	24
Simplified Block Diagram2	3-Phase BLDC Motor Configuration	24
How to Start7	Two-Phase Stepper Motor Configuration	25
Communication interfaces8	DC Motor Configuration	26
UART Interface8	External PWM Mode	26
SPI Interface9	Step-by-Step Setup: PWM Engine	27
Example Communication10	FIELD ORIENTED CONTROL engine setup	28
First transmission10	Open-Loop Voltage Mode	28
Second transmission10	Step-by-Step Setup: Open-Loop Voltage Mode	29
Boot Configuration11	Current Control	29
ABN Encoder 111	Current scaling	30
Hall11	FOC transformation setup	30
Encoder setup13	PI controller configuration	31
Hall Feedback13	Step-by-Step Setup: Current Control	31
Step-by-Step Setup: Hall Feedback13	Field weakening	32
ABN Encoder13	Torque feedforward	32
Step-by-Step Setup: ABN Encoder14	Open-Loop Current Control	33
Current sensing and Analog Measurement Setup15	Step-by-Step Setup: Open-Loop Current Cont	rol 33
Basic Current-Sense Amplifier Configuration15	Velocity Control	33
Measured Current Values16	Velocity acquisition	34
Measured Phase Voltage Values16	Velocity scaling	36
Measured Temperature and Supply Voltage Values .17	PI controller configuration	37
Measurement Trigger Point Adaptations17	Step-by-Step Setup: Velocity Control	38
ADC_STATUS Bits18	Velocity feedforward	38
Current Assignment	Position Control	38
Gate driver setup20	Position acquisition	39
Currents and Timings20	Position scaling	39
Enabling the Gate Driver21	PI controller configuration	40
Protection Features21	Step-by-Step Setup: Position Control	40
Overcurrent and Short-Circuit Protection21	Biquad Filters	41
Undervoltage Events21	PRBS Generator	42
Gate Short Protection (VGS)22	RAMP GENERATOR SETUP	43

## **Reference Manual**

# **TMC9660 Register Mode**

Real-World Unit Conversion	43
RAMP_MODE: Positioning	45
RAMP_MODE: Velocity	47
RAMPER_PHI_E generation	49
Stop and Reference Switch Implications	49
Motion Control Status Flags	51
STATUS FLAGS	53
RAMDebug	54
Poset and Initialize PAMDobug	E.4

	Set Prescaler and Sample Count	. 54
	Set Number of Pretrigger Samples	.54
	Set Up the Channels	. 54
	Set a Trigger and Start the Measurement	. 55
	Get Status	. 55
	Get Samples	. 55
Regis	ster Map	. 57
Revis	sion History	154

## **LIST OF FIGURES**

Figure 1.	TMC9660 Block diagram2	Figure 10.	Position control loop39
Figure 2.	Checksum calculation for UART	Figure 11.	Controller target generation scheme 43
communica	ation9	Figure 12.	Typical positioning ramp structures 45
Figure 3.	Gate driver timings and currents20	Figure 13.	Adapted positioning ramp examples 47
Figure 4.	PWM modes for 3-phase BLDC motor24	Figure 14.	Possible on-the-fly changes adaptions
Figure 5.	PWM modes for 2-phase stepper motor26	during ramp po	sitioning mode47
Figure 6.	Torque and flux control loop29	Figure 15.	Velocity ramp phases48
Figure 7.	Field weakening control loop32	Figure 16.	On-the-fly adaptations during ramp
Figure 8.	Velocity control loop34	velocity mode	49
Figure 9	Velocity meter noise performance 36		

analog.com Rev. 0 5 of 155

11

# **TMC9660 Register Mode**

## **LIST OF TABLES**

Table 1.	Request format for register read/write access	Table 8.	Boot configuration options for Hall encoder. 11
through U	JART8	Table 9.	CSA settling time Tset worst case25
Table 2.	Request format for RAMDebug access through	Table 10.	Equations for minimum PWM switch limit 25
UART	8	Table 11.	Real-world conversion considerations 44
Table 3.	Reply format for register read/write access	Table 12.	Ramper positioning mode parameters 45
through U	IART9	Table 13.	Ramp velocity mode parameters48
Table 4.	Request format for register access through SPI	Table 14.	MCC_RAMP_SWITCH_MODE bit fields 49
	9	Table 15.	MCC_RAMPER_STATUS bit fields51
Table 5.	Register Block Number9	Table 16.	PWM frequency vs. RAMDebug frequency 54
Table 6.	Reply format for Register read/write access	Table 17.	List of RAMDebug states55
through S	PI 10	Table 18.	List of RAMDebug subcommands56
Table 7.	Boot configuration options for ABN 1 encoder		-

analog.com Rev. 0 6 of 155

#### **HOW TO START**

The TMC9660 is an advanced device and should preferably be used on one of the available evaluation platforms first. This provides a tool to easily set up, run, and evaluate the TMC9660 for the targeted application. Also, consider choosing the parameter version of the TMC9660 over the register version, as the parameter version offers more features and an easier setup.

The following sections provide a description of the different features. They are meant to be used in conjunction with the *Register Map* provided at the end of this document. They also contain small step-by-step guides that reference all the required steps to get a feature running.

#### Consider the following approach:

- 1. Follow *Boot Configuration* to establish a connection to the Bootloader of the TMC9660. Setup the general configuration parameters mentioned in the electrical data sheet like the voltage regulators and the communication interface. Also, select which pins are used for the Hall and ABN encoder.
- 2. Boot into the application in register mode and establish a connection as described in .
- 3. Follow the *Gate driver setup*. If the user is not yet sure about the values to put in, leave the motor unconnected, apply a fixed PWM on the output and conform proper gate switching behavior with an oscilloscope.
- 4. Follow the PWM Engine.
- 5. Connect a motor and let it run in *Open-Loop Voltage Mode*. This provides the user with encoder and current signals that can be used to confirm the encoder and ADC configuration.
- 6. Setup the Encoders as described in *Encoder setup*.
- 7. Setup the ADC as described in Current sensing and Analog Measurement Setup.
- 8. Complete the *FIELD ORIENTED CONTROL* engine setup. The user should now be able to run the motor in torque, velocity and position mode, depending on the user application needs.
- 9. If required, follow the *Ramp Generator*.

analog.com Rev. 0 | 7 of 155

#### **COMMUNICATION INTERFACES**

For register read/write access either UART or SPI interface may be used.

#### **UART Interface**

The UART interface uses two signals/pins – UART\_TX (transmit data out) and UART\_RX (receive data in). For bus communication – e.g., RS485 – an additional signal/pin UART\_TXEN is available for switching an external transceiver between transmit and receive mode in hardware.

The communication protocol itself follows a strict request/reply order. That is, new commands should not be sent out from the attached microcontroller before the reply for the previous command has been received.

The TMC9660 does not send out any reply before receiving a command first to avoid any collision on the bus interface.

All bytes are sent LSB first.

Every command consists of nine bytes. It starts with one-byte address and sync bit, one-byte command field, a one-byte type field, a one-byte motor/bank field and a four-byte value field.

Table 1. Request format for register read/write access through UART

BYTE		0	1	2	3	4	5	6	7	8
Bit	0	1-7	8-15	16-26	27-31	32-6	3			64-71
Desc.	Sync bit	Module Address	Command	Register Offset	Register Block	Data (high	hest	byt	:e	Checksum

Table 2. Request format for RAMDebug access through UART

BYTE	0		1	2	3	4	5	6	7	8
Bit	0	1-7	8-15	16-26	27-31	32-	63			64-71
Desc.	Sync bit	Module Address	Command	Subcommand	Index	Dat (hig byt	ghe			Checksum

Command is 146 for writing a register, 148 for reading a register and 142 for accessing RAMDebug.

The sync bit is always 1 – this enables automatic baud rate detection.

The module address reuses the upper 7 bits of the bootloader device address.

The checksum is calculated by adding up the first 8 bytes using 8-bit addition. Here is an example for checksum calculation using C code:

analog.com Rev. 0 | 8 of 155

```
unsigned char nCommand [9];

// nCommand[0..7] contain the first 8 request bytes

// calculate checksum from command bytes
uint8_t nChecksum = 0;
for (uint8_t i = 0; i < 8; i++)
    nChecksum += nCommand[i];
nCommand[8] = nChecksum; // insert checksum as last byte of the command</pre>
```

Figure 2. Checksum calculation for UART communication

For each command, a reply is sent back from the TMC9660. The reply also comprises 9 bytes.

Table 3. Reply format for register read/write access through UART

BYTE	0		1	2	3	4	5	6	7	8
Bit	0-7	8	9-15	16-23	24-31	32-6	32-63			64-71
Desc.	Host Address	Sync bit	Module Address	Reply Status	Command	Data (higl	-	oyte fi	rst)	Checksum

The sync bit is still present in the reply datagram and is still 1.

The checksum calculation is the same as for the request format.

#### **SPI Interface**

The SPI interface for communication with an external microcontroller uses the SPI peripheral device of the TMC9660 and requires 4 pins for communication. Its default SPI-Mode is Mode 3.

The external microcontroller operates as SPI controller. Every SPI command from the external microcontroller to the TMC9660 is expected to have a length of 48-bit. A reply for this command has the same length and is sent from the TMC9660 back to the external microcontroller with the next SPI command. All data is sent with most significant bit (MSB) first. The data is sent in big-endian.

Table 4. Request format for register access through SPI

BYTE	0			1	2	3	4	5
Bit	4742	41	40	.32	310			
Desc.	Register block	Write (1) or Read (0)	Reg	gister offset in block	(big-en	Data to b dian: higl Don't car	nest byte	

All available registers are grouped into blocks. Within each block, individual registers are selected with the register offset.

**Table 5. Register Block Number** 

REGISTER BLOCK	PERIPHERAL
0	MCC – Motion Control Core
1	ADC – ADC Configuration
2	SYS_CTRL - System Control
31	RAMDebug

analog.com Rev. 0 | 9 of 155

For all blocks except RAMDebug, the register offset within a register block is the register number listed in the register map.

For RAMDebug, the register offset is composed of the RAMDebug subcommand in the upper 4 bits, and the RAMDebug index in the lower 6 bits. For example, a RAMDebug Get info request (subcommand 10, index 0) would have a register offset value of 640 (binary 1010000000) with the subcommand occupying SPI command bits 40-37, and the index occupying SPI command bits 36-32. For more details on RAMDebug, see the *RAMDebug* section.

Table 6. Reply format for Register read/write access through SPI

BYTE	0			1		2	3	4	5
Bit	47	4644	4333		32	310			
Desc.	Boot bit	Datagram	Reserv	ed	Request	Register rea	d data.		
		counter			status.	(big-endian	: highest by	te first)	
					1: Successful				
					0: Failed				

The boot bit is set to 1 on the very first datagram, and 0 on all subsequent datagrams.

The datagram counter is incremented by 1 for each reply datagram, wrapping around back to 0 from a value of 7.

#### **Example Communication**

This example communication shows two send and receive data packages from a controller to the TMC9660 in MSB-first.

#### **First transmission**

Send a "READ MCC->INFO\_CHIP" request, receive a "BOOT status".

Sent by the controller:

0x00, 0x00, 0x00, 0x00, 0x00, 0x00

The first reply from the TMC9660 is:

0x80, 0x00, 0x00, 0x00, 0x00, 0x00

#### **Second transmission**

Send another "READ MCC->INFO\_CHIP" request, receive the reply to the first datagram with a datagram counter of 1.

Sent by the controller:

0x00, 0x00, 0x00, 0x00, 0x00, 0x00

The next reply from the TMC9660 after the initial boot reply (the register data might defer between product versions):

0x10, 0x01, 0x54, 0x4D, 0x00, 0x01

analog.com Rev. 0 | 10 of 155

## **BOOT CONFIGURATION**

This section lists configuration settings for setting up the TMC9660 for register mode operation. For details on how the configuration mechanism is used, refer to the *Bootloader Configuration* section in the TMC9660 Data Sheet and AN-2601. The tables in the following sections list the options that can be configured for the register mode.

#### **ABN Encoder 1**

Table 7. Boot configuration options for ABN 1 encoder

NAME	OFFSET	BITS	DESCRIPTION			
ABN1_ENABLE	32	1	Enables the usage of ABN1. When enabled, the following other			
			ABN1 settings take effect, otherwise they are ignored.			
			Default: 0			
ABN1_A	32	10-	Selects which pin to use for A input:			
		11	0: GPIO5			
			1: GPIO8			
			2: GPIO17			
			3: RESERVED			
ABN1_B	32	12-	Selects which pin to use for B input:			
		13	0: GPIO1			
			1: GPIO13			
			2: GPIO18			
			3: RESERVED			
ABN1_N	32	14-	Selects which pin to use for N input:			
		15	0: N channel disabled			
			1: GPIO14			
			2: GPIO16			
			3: RESERVED			

#### Hall

Table 8. Boot configuration options for Hall encoder

NAME	OFFSET	BITS	DESCRIPTION		
HALL_ENABLE	32	0	Enables the usage of the Hall encoder. When enabled, the		
			following other Hall settings take effect, otherwise they are		
			ignored.		
			Default: 0		
HALL_U	32	4-5	Selects which pin to use for U input:		
			0: GPIO2		
			1: GPIO7		
			2: GPIO9		
			3: RESERVED		
HALL_V	32	6-7	Selects which pin to use for V input:		
			0: GPIO3		
			1: GPIO15		
			2: RESERVED		
			3: RESERVED		

analog.com Rev. 0 | 11 of 155

NAME	OFFSET	BITS	DESCRIPTION		
HALL_W	32	8-9	Selects which pin to use for W input:		
			0: GPIO4		
			1: GPIO8		
			2: GPIO10		
			3: RESERVED		

analog.com Rev. 0 | 12 of 155

#### **ENCODER SETUP**

The TMC9660 supports two different motor feedback systems, Hall and ABN. Before using them, make sure the bootloader is configured correctly to use the right pins.

#### **Hall Feedback**

The Hall decoder within the product is designed to interpret the signals from digital Hall effect sensors, which are magnetic field sensors that produce digital outputs corresponding to the rotor's position.

The hall decoder configuration is done through the MCC\_HALL\_MODE register. This register allows for setting the polarity of the hall signals, enabling or disabling extrapolation for the electrical angle, and defining the ordering of the hall signals. The maximum change in the electrical angle for extrapolation can be set using the MCC\_HALL\_DPHI\_MAX register. An offset for the electrical angle can be set using the MCC\_HALL\_PHI\_E\_OFFSET register. The count of passed hall states is stored in the MCC\_HALL\_COUNT register. The electrical angle, which can be either raw or extrapolated, is stored in the MCC\_HALL\_PHI\_E\_EXTRAPOLATED\_PHI\_E register.

The exact position of the hall sensor at different angles can be stored in the MCC\_HALL\_POSITION\_060\_POSITION\_000, MCC\_HALL\_POSITION\_180\_POSITION\_120, and MCC\_HALL\_POSITION\_300\_POSITION\_240 registers.

#### Step-by-Step Setup: Hall Feedback

The following provides the basic register configuration to use Hall sensor feedback for rotor position.

- MCC\_HALL\_MODE: Set the order of the Hall signals, their polarity and extrapolation.
- MCC\_HALL\_PHI\_E\_OFFSET: Apply an offset between the hall state and PHI\_E if necessary. This can usually stay at 0. If the user needs to apply large offsets, check that the HALL signals are assigned correctly.
- MCC\_HALL\_PHI\_E\_EXTRAPOLATED\_PHI\_E: Check that the PHI\_E is correct. For example, using the guide that follows.
- MCC\_PHI\_SELECTION: Select the hall as the feedback system.

#### Verify the Hall Angle:

- Follow Step-by-Step Setup: Open-Loop Voltage Mode, setting only UD and leaving UQ at 0 and leading to a slowly turning motor.
- Compare MCC\_HALL\_PHI\_E\_EXTRAPOLATED\_PHI\_E -> PHI\_E and MCC\_PHI\_E -> PHI\_E
   The absolute difference between the two should be lower than one sixth of the maximum PHI\_E Value (10922)
- If the user encounters a larger difference, check the HALL pin assignments within the Bootloader and also the MCC\_HALL\_MODE settings.

#### **ABN Encoder**

The ABN interface on the TMC9660 is designed to decode the signals from an incremental encoder. This data is then used by the motor control algorithms to accurately determine the rotor's position and facilitate precise control. Several registers within the MCC are dedicated to configuring and managing the ABN interface.

The register MCC\_ABN\_MODE controls various aspects of the ABN decoder's behavior. This includes the polarity of the A, B, and N (index) signals, the type of N signal detection (single or combined), and whether to clear the count on N signal detection. It also allows for enabling or disabling a digital filter on the N signal and selecting the count.

analog.com Rev. 0 | 13 of 155

The encoder's resolution in counts per revolution (CPR) is split into two values, the CPR and its inverse. This allows for less resource intensive calculation of the resulting motor angle but requires both values to be updated together. The CPR value is stored in MCC\_ABN\_CPR, while its inverse (2^32 / CPR) is stored in MCC\_ABN\_CPR\_INV.

The raw and latched encoder counts are stored in the registers MCC\_ABN\_COUNT and MCC\_ABN\_COUNT\_N, respectively. The raw count represents the current count value from the encoder, while the latched count is the value captured at the N pulse. An offset can be applied to the calculated electrical angle (PHI\_E) using the register MCC\_ABN\_PHI\_E\_OFFSET. This provides flexibility in aligning the encoder's position data with the motor's electrical cycle.

#### Step-by-Step Setup: ABN Encoder

The following is the basic register configuration to use an ABN encoder for rotor position detection.

MCC\_ABN\_MODE: Set the polarity of the signals and the direction.

MCC\_ABN\_CPR: Set the CPR according to the used encoder.

MCC\_ABN\_CPR\_INV: Calculate and set CPR\_INV.

Follow Step-by-Step Setup: Open-Loop Voltage Mode, setting only UD and leaving UQ at 0.

MCC\_PHI\_EXT: Set MCC\_PHI\_E\_EXT to 0.

MCC\_PHI\_E\_SELECTION: Select phi\_e\_ext, this stops the motor and holds it in one position.

MCC\_ABN\_COUNT: Set ABN\_COUNT to 0.

MCC\_MOTION\_CONFIG: Set MCC\_MOTION\_MODE to 0 to stop any motor movement.

MCC\_PHI\_SELECTION: Select the ABN as the feedback system.

Verify the ABN Angle:

Follow *Step-by-Step Setup: Open-Loop Voltage Mode*, setting only UD and leaving UQ at 0. MCC\_RAMPER\_V\_TARGET should be adjusted to let the motor turn slowly.

Compare MCC\_ABN\_PHI\_E\_PHI\_M -> PHI\_E and MCC\_PHI\_E -> PHI\_E

They should follow each other closely. If the user encounters a larger difference, check the ABN pin assignments within the Bootloader and also the polarity and direction. If one PHI\_E is incrementing faster or slower than the other, check the CPR settings.

analog.com Rev. 0 | 14 of 155

#### **CURRENT SENSING AND ANALOG MEASUREMENT SETUP**

The TMC9660 provides four different internal ADCs. Each ADC is assigned to one of the four phases, ADCs are counted from 0 to 3.

Each ADC input is connected to three different sources of the particular phase. The values of these input sources are measured within each PWM cycle and are signed 16-bit values:

- 1. Current-sense amplifier outputs
  - a. Measured raw values are available in the register fields:
    - i. I0 and I1 in MCC\_ADC\_I1\_I0\_RAW register
    - ii. I2 and I3 in MCC\_ADC\_I3\_I2\_RAW register
- 2. External analog input signals AINO...AIN3 at the GPIO2...5 pins
  - a. Measured raw values are available in the register fields:
    - i. AINO and AIN1 in MCC ADC AIN1 AINO RAW register
    - ii. AIN2 and AIN3 in MCC\_ADC\_AIN3\_AIN2\_RAW register
- 3. Divided phase voltage outputs
  - a. Measured raw values are available in the register fields:
    - i. U0 and U1 in MCC\_ADC\_U1\_U0\_RAW register
    - ii. U2 and U3 in MCC\_ADC\_U3\_U2\_RAW register

Further on, an additional internal value is processed for ADC0 (temperature TEMP) and ADC2 (supply voltage VM). TEMP and VM are displayed in the MCC\_ADC\_TEMP\_VM register. These fourth sources are alternately measured with the autozero (AZ) values of the particular current-sense amplifiers (CSA). The AZ values are utilized for automatic offset correction of the CS amplifiers.

Different settings can be selected, but only a few are relevant for the application setup itself. These are described in the Current Assignment section that follows basic CSA configuration and current value calculations sections.

## **Basic Current-Sense Amplifier Configuration**

Basically, only the following configuration register must be adapted according to the application setup. Four different CS amplifiers are available – one for each phase. These internal CS amplifiers are counted from 0 to 3.

Following explained register fields are part of the register ADC\_CSA\_SETUP:

- 1. Enabling all required CS amplifiers
  - a. Register fields CSA0\_EN, CSA1\_EN, CSA2\_EN, and CSA3\_EN activate the particular CS amplifier.
- 2. Current sense gain settings
  - a. CSA012\_GAIN sets the gain for the CS amplifiers 0, 1, and 2 and CSA3\_GAIN for the fourth amplifier.
  - b. Following gain values are available:

```
i. \_GAIN = 0 \rightarrow CSA gain = 5x
```

- ii.  $\_GAIN = 1 \rightarrow CSA gain = 10x$
- iii. \_GAIN = 2  $\rightarrow$  CSA gain = 20x
- iv.  $\_GAIN = 3 \rightarrow CSA gain = 40x$
- c. In case the value at the input of the internal amplifier must be directly forwarded to the internal ADC, the bypass register field must be activated CSA012\_BYPASS, resp. CSA3\_BYPASS
- 3. Bandwidth filter settings
  - a. The filter at for the CS amplifier can be adjusted as well in CSA012\_FILT and CSA3\_FILT.
  - b. Following settings are available:

analog.com Rev. 0 | 15 of 155

i. \_FILT = 0  $\rightarrow$  CSA bandwidth = 1.82MHz ii. \_FILT = 1  $\rightarrow$  CSA bandwidth = 1.33MHz iii. \_FILT = 2  $\rightarrow$  CSA bandwidth = 1.00MHz iv. \_FILT = 3  $\rightarrow$  CSA bandwidth = 740.74kHz

c. To obtain best possible results for the particular filter setting, the following ADC sample time configuration must be applied. This register field ADC\_SHIFT\_SAMPLE is part of the ADC\_SETUP register.

i. \_FILT = 0  $\rightarrow$  ADC\_SHIFT\_SAMPLE = 0 (= 500ns) ii. \_FILT = 1  $\rightarrow$  ADC\_SHIFT\_SAMPLE = 1 (= 600ns) iii. \_FILT = 2  $\rightarrow$  ADC\_SHIFT\_SAMPLE = 2 or 3 (= 700ns / 800ns) iv. FILT = 3  $\rightarrow$  ADC\_SHIFT\_SAMPLE = 4 (= 900ns)

#### **Measured Current Values**

ADC values of the raw currents in [mV] can be calculated back for I0...I3 (registers MCC\_ADC\_I1\_I0\_RAW resp. MCC\_ADC\_I3\_I2\_RAW) and AIN0...AIN3 (registers MCC\_ADC\_AIN1\_AIN0\_RAW resp. MCC\_ADC\_AIN3\_AIN2\_RAW) by using the following formula:

$$U_{CSAx}[mV] = Ix \times \frac{625}{16382}$$
, with  $x = 0 ... 3$ 

Example:  $I1 = 12000 \rightarrow U_{CSA1} = 457.82 \text{mV}$ 

$$U_{AINx}[mV] = AINx \times \frac{625}{16382}$$
, with  $x = 0 ... 3$ 

Example: AIN2 =  $3000 \rightarrow U_{AIN2} = 114.45$ mV

Taking shunt resistor and CSA gain into account the shunt current can be obtained by following formula:

$$I_{CSx}[mA] = Ix \times \frac{625}{16382} \times \frac{1}{R_{shunt}[\Omega]} \times \frac{1}{gain}$$
, with  $x = 0 \dots 3$ 

Example: CSA gain = 10x,  $R_{shunt} = 8m\Omega$ ,  $I1 = 12000 \rightarrow I_{CS1} = 5.72A$ 

During a current acquisition sequence autozero values of the CS amplifiers are also measured. Per default, these autozero values are not filtered over consecutive PWM cycles. To filter these autozero values, CSA\_AZ\_FLTLNGTH\_EXP in the CSA\_SETUP registers has to be set to a value above 0. These filter values are then calculated by the following equation:

$$newFilterValue = oldFilterValue + \frac{newValue - oldFilterValue}{2CSA\_AZ\_FLTLNGTH\_EXP}$$

## **Measured Phase Voltage Values**

Raw voltage values of each phase in [mV] can be calculated back for U0...U3 (registers MCC\_ADC\_U1\_U0\_RAW resp. MCC\_ADC\_U3\_U2\_RAW) by using the following formula:

$$U_x[mV] = Ux \times PHASE\_DIV\_GAIN \times \frac{625}{16382}$$
, with  $x = 0 \dots 3$ 

PHASE\_DIV\_GAIN register field is part of MCC\_GDRV\_HW register and is adjustable for four different divider values. This value must be adapted according to the maximum expected supply voltage:

- PHASE\_DIV\_GAIN = 0 → divider value = 80

analog.com Rev. 0 | 16 of 155

- PHASE\_DIV\_GAIN = 1 → divider value = 40
- PHASE\_DIV\_GAIN = 2 → divider value = 20
- PHASE\_DIV\_GAIN = 3 → divider value = 10

Phase dividers must be activated by using register fields PHASE\_DIV\_EN\_UVW for phase U, V, and W and PHASE\_DIV\_EN\_Y2 for the fourth phase separately (MCC\_GDRV\_HW register).

Example: U2 = 11000, PHASE\_DIV\_GAIN = 2  $\rightarrow$  U<sub>W</sub> = 8.39V

### **Measured Temperature and Supply Voltage Values**

Raw voltage value of the supply voltage in [V] can be calculated back for VM (register MCC\_ADC\_TEMP\_VM\_RAW) by using the following formula:

$$U_{VS}[V] = VM \times \frac{40}{16382}$$

Example: VM = 9900  $\rightarrow$  U<sub>VS</sub> = 24.17V

Raw voltage value of the temperature [°C] can be calculated back for TEMP (register MCC\_ADC\_TEMP\_VM\_RAW) by using the following formula:

$$T[^{\circ}C] = \frac{TEMP \times \frac{625}{16382} - 620.325}{2.363}$$

Example: TEMP =  $22000 \rightarrow T = 92.68 \,^{\circ}C$ 

### **Measurement Trigger Point Adaptations**

The ADC measurements start with every PWM cycle. As a center aligned PWM scheme is used, all PWM signals are 0 at this point.

Typically, the default ADC sample time of 500ns is enough for precise measurements of all values (current sense, analog inputs, phase voltage, temperature, supply voltage). If a longer sample time must be used, register field ADC\_SHIFT\_SAMPLE of ADC\_SETUP register can be adjusted from 0...15 for sample times between 500....2000ns (additional 100ns per each count). For example, for longer filter CSA settings sample time should be prolonged, see the *Basic Current-Sense Amplifier Configuration* section. Be aware that higher sample periods than 1us could lead to an incorrect controller sequence for the highest PWM frequency of 100kHz and all enabled multiplexer measurements due to too long ADC measurement cycles.

Another feature to manipulate the ADC timing is the shift of the first measurement by adapting register field TRIGGER\_POS (register MCC\_ADC\_I\_GEN\_CONFIG): Related to the PWM cycle the trigger position is delayed by

$$triggerDelay = \frac{(TRIGGER\_POS)}{65536} \times Period_{PWM}$$

Be aware that with this timing shift it is possible that the closed-loop control scheme is disrupted. Too high values here should be avoided.

As stated, one measurement cycle comprises per default following measurements in the sequence as follows:

- 1. Current sense
- 2. External analog input voltage
- 3. Phase voltage
- 4. Temperature/Supply voltage (alternately to autozero measurements)

analog.com Rev. 0 | 17 of 155

Register ADC\_SRC\_CONFIG provides register fields for each ADC0...3 to alter sequence and de-/activate measurements (x represents in the following the ADC count no. 0...3):

- ADCx\_MUX0\_CFG: Sequence no. of the current sense acquisition (default =1 for 1<sup>st</sup> measurement)
- ADCx\_MUX1\_CFG: Sequence no. of the external analog value acquisition (default =2 for 2<sup>nd</sup> measurement)
- ADCx\_MUX2\_CFG: Sequence no. of the phase voltage value acquisition (default =3 for 3<sup>rd</sup> measurement)

If any of these values are set to 0, the particular measurement is skipped.

For example, setting ADC2\_MUX0\_CFG=2, ADC2\_MUX1\_CFG=0 and ADC2\_MUX2\_CFG=1 result in the following measurement sequence at ADC2:

- 1. Phase voltage
- 2. Current sense (External analog input voltage acquisition is skipped)

Supply voltage resp. temperature voltage measurements can be omitted by setting ADC0\_MUX3\_DIS = 1 resp. ADC2\_MUX3\_DIS = 1. It is still recommended to keep these measurements for temperature and supply voltage active.

Finally, setting register field ADCx\_MUX2\_DETOUR to 1 skips phase voltage measurements. Instead, external analog value acquisition is executed twice per PWM cycle (ADCx\_MUX2\_CFG must be still active and contain a valid sequence number!).

#### **ADC STATUS Bits**

ADC\_STATUS contains several status flags related to the ADC operations. If the current acquisition sequence is not valid, ADCx\_MUXSEQ\_FAIL is activated (see the section which mentions x = 0...3).

Further on, RDY\_ADCx bits indicated if all four ADCs are operational (RDY\_ADCx = 1) or if any is still in configuration or off (RDY\_ADCx = 0).

Finally, activated ADCx\_WTCHDG\_FAIL bits (=1) indicate that the particular ADC is not responding correctly. Power cycle the chip if this happens during regular operation.

## **Current Assignment**

To feature a setup with the TMC9660 that provides many degrees of freedom for the application, several current value sources and different measurement methods can be assigned for the relevant currents of the Motion Control Core (MCC) unit. The final current values that are required for motion control are as follows:

- BLDC motors (UVW):
  - Register field IUX of register MCC\_ADC\_IWY\_IUX
  - Register field IV of register MCC\_ADC\_IV
  - Register field IWY of register MCC\_ADC\_IWY\_IUX
- Stepper motors (XY):
  - o Register field IUX of register MCC\_ADC\_IWY\_IUX
  - Register field IWY of register MCC\_ADC\_IWY\_IUX

Which current values are assigned is selected by the \_SELECT register fields of register MCC\_ADC\_I\_GEN\_CONFIG. Four different current value register fields define the basic current values: I0, I1, I2, and I3 of registers MCC\_ADC\_I1\_I0\_SCALED and MCC\_ADC\_I3\_I2\_SCALED. How these values are obtained is explained in the following sections.

analog.com Rev. 0 | 18 of 155

The following register fields define correct corresponding current source: UX1\_SELECT, VX2\_SELECT, WY1\_SELECT, Y2\_SELECT. By defining a number between 0 and 3 for these select register fields, the corresponding current I0 to I3 is assigned.

Finally, the MEASUREMENT\_MODE register field (register MCC\_ADC\_I\_GEN\_CONFIG) defines how and from which source these current values are obtained:

- MEASUREMENT\_MODE = 0 (not recommended)
  - o Values are directly transferred from IUX, IV, IWY (BLDC) resp. IUX, IWY (Stepper)
- MEASUREMENT\_MODE = 1 (BLDC only, not recommended)
  - Values are directly transferred from IV and IWY, IU is calculated accordingly
- MEASUREMENT\_MODE = 2 (BLDC only, not recommended)
  - Values are directly transferred from IUX and IWY, IV is calculated accordingly
- MEASUREMENT\_MODE = 3 (BLDC only, not recommended)
  - Values are directly transferred from IUX and IV, IW is calculated accordingly
- MEASUREMENT\_MODE = 4 (preferred mode)
  - Values are switched, calculated, and assigned automatically according to the actual motor phase and PWM\_SWITCH\_LIMIT
  - For stepper motors, the correct values for X and Y are automatically taken from UX1/VX2 resp. WY1/Y2

I0, I1, I2, and I3 of registers MCC\_ADC\_I1\_I0\_SCALED and MCC\_ADC\_I3\_I2\_SCALED are calculated individually based on the raw current values from the internal current-sense amplifiers:

- I0 and I1 from MCC\_ADC\_I1\_I0\_RAW register
- I2 and I3 from MCC\_ADC\_I3\_I2\_RAW register

These current values can be scaled, and an offset can be compensated. These scale and offset values can be defined individually for each current IO...I3 in several register fields:

$$Ix\_SCALED = (Ix + OFFSET) \times \frac{SCALE}{1024}$$

(x represents the particular phase =0...3).

SCALE and OFFSET register fields are defined for each phase in the corresponding MCC\_ADC\_I0\_CONFIG, MCC\_ADC\_I1\_CONFIG, MCC\_ADC\_I2\_CONFIG, and MCC\_ADC\_I3\_CONFIG registers.

These I0\_SCALED, I1\_SCALED, I2\_SCALED, and I3\_SCALED values are available in the MCC\_ADC\_I1\_I0\_SCALED and MCC\_ADC\_I3\_I2\_SCALED registers that are mentioned and represent the base values for the selection.

analog.com Rev. 0 | 19 of 155

#### **Gate driver setup**

The gate driver is responsible for providing the necessary signals to the gates of the power transistors, ensuring efficient and reliable motor control. It supports various configuration options and protection mechanisms to adapt to different applications.

**Currents and Timings** INTERNAL PWM **HS GATE** VOLTAGE **HS GATE** WEAK PU WEAK PL STRONG PD WEAKPD STRONG PD GATE SOURCE CURRENT LS GATE LS GATE WEAK PU WEAK PD STRONG PD STRONG PD CURRENT T\_DRIVE\_SINK BBM\_H TDRIVE\_SOURCE TDRIVE\_SINK BBM\_L TDRIVE\_SOURCE

Figure 3. Gate driver timings and currents

The T\_DRIVE parameters, configured within the MCC\_GDRV\_TIMING register, determine the charge and discharge duration of the MOSFETs. During this time the user selectable currents within the MCC\_GDRV\_CFG register are applied, while the I\_STRONG current drives the complementary MOSFET. The T\_DRIVE must be set sufficiently long to allow a proper switching of the MOSFET under all conditions. However, setting it higher than necessary may introduce a long deadtime and degrade control performance.

The adaptive mode found in MCC\_GDRV\_CFG is a feature designed to optimize MOSFET gate driver performance by dynamically adjusting the MOSFET's discharge time. The gate driver continuously monitors the gate voltage during the discharge cycle. If the gate is fully discharged prematurely, the discharge cycle is shortened by terminating the gate drive current before the full T\_DRIVE\_SINK time elapses. In this operation mode, the T\_DRIVE\_SINK parameters act as an upper limit for the discharge time. The adaptive mode has no effect on the T\_DRIVE\_SOURCE.

The Break Before Make (BBM) time, also referred to as dead time defines the interval between the deactivation of one MOSFET and the activation of the complementary MOSFET. This delay is essential to prevent a short circuit, often termed "shoot-through," which can lead to significant power dissipation and potentially damage the device. The BBM time is configurable through the MCC\_GDRV\_BBM register. During the BBM, the HOLD current is applied. It is generally recommended to set the BBM values to zero and rely on the T\_DRIVE parameter in the MCC\_GDRV\_TIMING register as it is usually sufficient to prevent any cross conduction.

analog.com Rev. 0 | 20 of 155

### **Enabling the Gate Driver**

Before utilizing any gate driver functionality, it's crucial to enable the internal analog bias voltage by setting the BIAS\_EN bit in the MCC\_GDRV\_HW register to 1. This step powers up the necessary circuitry for subsequent gate driver operations.

Next enable the internal charge pump by setting CHARGEPUMP\_EN. It allows for independent charging of the bootstrap capacitors, enabling 100% duty cycle operation.

The gate driver uses bootstrap capacitors to provide the necessary voltage for driving the high-side transistors. The BST\_ILIM\_MAX field in the MCC\_GDRV\_HW register allows the user to define the maximum charge current for these capacitors. Additionally, the BST\_SW\_CP\_EN bit enables an internal charge pump for efficient charging of the bootstrap capacitors and is recommended to be turned on.

The gate driver controls four half-bridges, each responsible for driving a phase of the motor. To enable the PWM signals for each half-bridge, the user needs to set the corresponding BRIDGE\_ENABLE bits in the MCC\_GDRV\_HW register:

- BRIDGE\_ENABLE\_U: Enables the PWM bridge for the UX1 phase.
- BRIDGE\_ENABLE\_V: Enables the PWM bridge for the VX2 phase.
- BRIDGE\_ENABLE\_W: Enables the PWM bridge for the WY1 phase.
- BRIDGE\_ENABLE\_Y2: Enables the PWM bridge for the Y2 phase.

#### **Protection Features**

The gate driver incorporates several protection features to ensure the safe and reliable operation of the motor drive system. These features are designed to detect and respond to fault conditions, preventing damage to the power stage.

#### **Overcurrent and Short-Circuit Protection**

Overcurrent protection (OCP) is a critical safety feature that monitors the current flowing through the power transistors. If the current exceeds a predefined threshold, the OCP mechanism triggers, typically by disabling the gate driver. This helps to prevent excessive current from damaging the transistors.

The high-side OCP is always measured using the voltage drop over the MOSFET, while the low-side OCP can also use the shunt. This and the OCP thresholds for the low-side and high-side transistors can be configured through the MCC\_GDRV\_OCP\_UVW and MCC\_GDRV\_OCP\_Y2 registers. These registers also allow the user to set the deglitch time, blanking time, and threshold level for each channel. The deglitch time determines the duration for which the overcurrent condition must persist before it is recognized as a fault. The configurable blanking prevents the OCP detection after charge and discharge cycle to filter out any transient spikes or noise. The current threshold level is programmable and represents the current at which the OCP mechanism is triggered. The OCP mechanism includes an automatic retry feature, specified in the MCC\_GDRV\_PROT register. After a specified number of retries, if the overcurrent condition persists, the gate driver remain disabled until the fault is cleared.

#### **Undervoltage Events**

Undervoltage lockout (UVLO) protects the gate driver and power transistors from operating at insufficient voltage levels. Three different types of UVLO are implemented.

The VS UVLO detects an insufficient motor voltage. To set it up, set the VS\_UVLO\_CMP\_EN bits in the MCC\_GDRV\_HW register to 1. The VS\_UVLO\_LVL field in MCC\_GDRV\_CFG sets the threshold. If the fault occurs and the protection is enabled, the gate driver is disabled.

analog.com Rev. 0 | 21 of 155

The VDRV UVLO detects an insufficient gate driver voltage. To set it up, set the VDRV\_UVLO\_CMP\_EN bits in the MCC\_GDRV\_HW register to 1. The threshold for the VDRV UVLO is fixed at 6.45V. If the fault occurs and the protection is enabled, the gate driver is disabled.

The BST UVLOs detect an insufficient voltage on any of the connected bootstrap capacitors. If the fault occurs and the protection is enabled, the respective channel is disabled. It is the user's responsibility to disable the other channels if desired.

#### **Gate Short Protection (VGS)**

The gate driver also includes protection against gate-to-source voltage shorts. This is achieved by monitoring the voltage between the gate and source terminals of the power transistors. If a short circuit is detected, the gate driver is disabled to prevent damage. The VGS protection parameters, such as deglitch and blanking times, can be configured through the MCC\_GDRV\_PROT register. The deglitch time (VGS\_DEGLITCH\_UVW and VGS\_DEGLITCH\_Y2) determines the minimum duration of a short-circuit condition before it is recognized as a fault. The blanking time (VGS\_BLANKING\_UVW and VGS\_BLANKING\_Y2) prevents the VGS fault detection after a charge and discharge cycle to filter out any transient spikes or noise. The gate driver can be configured to automatically retry enabling the channel after a VGS fault. The number of retries is specified in the LS\_RETRIES\_UVW, HS\_RETRIES\_Y2, and HS\_RETRIES\_Y2 fields of the MCC\_GDRV\_PROT register. If the fault persists after the retries, the gate driver remains disabled until the fault is cleared.

#### Fault Handling, Enabling, and Reporting

Each fault can be enabled individually in the MCC\_GDRV\_STATUS\_EN register. If the corresponding bit of the fault is not set in this register, the fault is neither reported in the MCC\_STATUS register nor does it trigger any protection mechanism. The protection features can be individually enabled or disabled through the MCC\_GDRV\_PROT\_EN register. Each protection feature has a corresponding enable bit in this register. For example, to enable overcurrent protection for the low-side MOSFET of the UX1 channel, the user would set the LS\_SHORT\_EN\_U bit to 1. The gate driver provides detailed fault information through the MCC\_GDRV\_STATUS and MCC\_GDRV\_FAULT registers. These registers indicate the specific type of fault that occurred (e.g., overcurrent, undervoltage, short circuit) and the affected channel. For instance, the LS\_SHORT\_U bit in MCC\_GDRV\_STATUS would be set if a low-side short-circuit fault is detected on the UX1 channel. To clear a fault, write a '1' to the corresponding bit in the MCC\_GDRV\_STATUS register. Afterwards the operation of the gate driver can be resumed by setting the corresponding fault fields in the MCC\_GDRV\_FAULT register. Note that both HS and LS must be writing together to release a half bridge.

## Step-by-Step Setup: Gate Driver

Example step-by-step guide for common gate driver operations. "\_X" is used as a placeholder for the different phases.

Startup:

MCC\_PWM\_CONFIG: Set ENABLE\_X to 1, Set CHOP to 1.

MCC\_GDRV\_CFG: Set SINK\_X and SOURCE\_X to the desired drive strength, optionally enable ADAPTIVE\_X.

MCC\_GDRV\_TIMING: Adjust T\_DRIVE\_X according to the connected FET and drive strength.

MCC\_GDRV\_BBM: Adjust BBM\_X, setting it to 0 is recommended.

MCC\_GDRV\_STATUS\_EN: Set to 0x00000000 (disables any faults during startup).

MCC\_GDRV\_STATUS: Set to 0xFFFFFFF (clears existing faults).

MCC\_GDRV\_HW: Set to 0x03300FFF (enables the gate driver and starts charging the bootstrap capacitors).

analog.com Rev. 0 | 22 of 155

MCC\_PWM\_CONFIG: Set CHOP to 7 (forwards PWM signals to gate driver).

Outputting a fixed duty cycle:

Follow gate driver startup.

MCC\_PWM\_MAXCNT: Set the desired PWM Frequency.

MCC\_PWM\_VX2\_UX1\_EXT: Set the desired duty cycles for phase UX1 and VX2.

MCC\_PWM\_Y2\_WY1\_EXT: Set the desired duty cycles for phase WY1 and Y2.

MCC\_PWM\_CONFIG: Set EXT\_ENABLE\_X to 1.

**Protection Setup:** 

Follow gate driver startup.

MCC\_GDRV\_PROT: Set blanking and deglitch for the gate short protection and set TERM\_PWM\_ON\_SHORT if all phases should be disabled on a fault, otherwise only the affected phase is turned off.

MCC\_GDRV\_OCP\_X: Set the overcurrent parameters, LS\_OCP\_USE\_VDS\_X, Threshold, Blanking and Deglitch according to the setup.

MCC\_GDRV\_CFG: Set VS\_UVLO\_LVL.

MCC\_GDRV\_STATUS\_EN: Set the fields corresponding to the required protection mechanisms, this only enables reporting of the faults in MCC\_GDRV\_STATUS.

MCC\_GDR\_PROT\_EN: Set the fields corresponding to the required protection mechanisms, this turns on the protection handling.

Handling a fault:

MCC\_GDRV\_STATUS: Check which fault occurred and solve the underlying problem. Clear the flags by writing a 1 to them.

MCC\_PWM\_CONFIG: Set CHOP to 1

MCC\_GDRV\_PROT\_EN: Set to 0x00000000

MCC\_GDRV\_FAULT: Set to 0x000F000F to resume gate driver operation, wait for the bootstrap capacitors to recharge.

MCC\_GDRV\_PROT\_EN: Reenable the required protections

MCC\_PWM\_CONFIG: Set CHOP to 7 to start switching and resume the application.

analog.com Rev. 0 23 of 155

#### **PWM Engine Setup**

The TMC9660 includes a pulse width modulation (PWM) engine to generate the desired output voltage for each motor phase. The configuration is done in the MCC\_PWM\_CONFIG register. By default, the PWM engine is turned off. It can be enabled by writing the value 7 in the CHOP field. This starts the PWM with the duty cycles provided by the current control output. Different modes are also available in the CHOP field. However, these modes are not used for normal operation.

The frequency of the PWM can be configured in the MCC\_PWM\_MAXCNT register. This value defines the clock divider for the 120MHz PWM clock. The default value for the PWM frequency is 25kHz. It can be calculated with the following formula.

$$f_{PWM} = \frac{120MHz}{MCC\_PWM\_MAXCNT}$$

The functionality of the PWM engine and the configuration is slightly different for different motor types. Depending on the selected TYPE field in the MCC\_MOTOR\_CONFIG register, the required configuration is described in the corresponding sections that follow.

## 3-Phase BLDC Motor Configuration

The SV\_MODE field in the MCC\_PWM\_CONFIG register sets the modulation mode. The 3-phase BLDC motor supports four different options.




Figure 4. PWM modes for 3-phase BLDC motor

The default mode generates normal sine waves as shown in the left plot of *Figure 4*. If Space Vector PWM (SVPWM) with third harmonic injection is enabled, the generated voltage waveforms look like the plot in the middle. This modulation helps to generate higher peak voltage effectively. SVPWM is the recommended configuration. The third option is the flat bottom modulation as shown in the right plot. The last option is the flat bottom modulation with offset. The offset value can be configured in the DUTY\_CYCLE\_OFFSET field.

The field MEASUREMENT\_MODE in the MCC\_ADC\_I\_GEN\_CONFIG register specifies the current measurement mode. If the bottom shunt measurement with automatic switching is selected, the MCC\_PWM\_SWITCH\_LIMIT register must also be set for the PWM configuration. Usually, all three phase currents of the motor are measured for the current control. Because of the bottom shunt measurement, this is not possible for very high duty cycles. If the duty cycle of one phase is very high, the measured current is corrupted because of the settling time of the CSA. To

analog.com Rev. 0 | 24 of 155

avoid this, the MCC\_PWM\_SWITCH\_LIMIT sets an upper threshold for the duty cycle. If the duty cycle of one phase exceeds the switch limit, this phase current is not measured. Instead, the other two phases are used to calculate the third one. The maximum switch limit can be calculated with the following formula.

$$MCC_PWM_SWITCH_LIMIT_{max} = (1 - 2 \times T_{set} \times f_{PWM}) \times 2^{16}$$

It depends on the configured PWM frequency  $f_{PWM}$  and the settling time  $T_{set}$  of the CSA. The MCC\_PWM\_SWITCH\_LIMIT register should be set below this maximum value to avoid corrupted current measurements. The settling time of the internal CSA depends on the filter configuration and the gain factor in the CSA\_SETUP register. For more information, see the *Current sensing and Analog Measurement Setup* section. *Table 9* shows the worst-case settling time for the different settings.

Table 9. CSA settling time Tset worst case

CSA SETTLING TIME	GAIN x5	GAIN x10	GAIN x20	GAIN x40
Filter 0	0.622μs	0.652μs	0.708μs	1.080μs
Filter 1	0.593μs	0.838µs	1.150μs	1.410μs
Filter 2	0.731µs	1.280µs	1.940µs	2.230μs
Filter 3	0.900μs	1.690µs	2.760μs	3.040µs

The minimum PWM switch limit is calculated with the equations listed in *Table 10*.

Table 10. Equations for minimum PWM switch limit

		INTERNAL
SV_MODE	MINIMUM PWM SWITCH LIMIT	VOLTAGE LIMIT
0: SVPWM	$MCC_PWM_SWITCH_LIMIT_{min} = 24576 + 1.5 \times MCC_PID_UQ_UD_LIMITS$	16383
disabled		
1: SVPWM	$MCC_PWM_SWITCH_LIMIT_{min} = 32768 + 1.5 \times MCC_PID_UQ_UD_LIMITS$	18900
enabled		
2: SVPWM flat	$MCC_PWM_SWITCH_LIMIT_{min} = 3 \times MCC_PID_UQ_UD_LIMITS$	18900
bottom		

The minimum switch limit depends on the selected SV\_MODE and the configured MCC\_PID\_UQ\_UD\_LIMITS. To ensure that there is no point in the waveform when two phases are above the switch limit at the same time it is recommended to set the MCC\_PWM\_SWITCH\_LIMIT register above the calculated minimum value. If it is not possible to set the MCC\_PWM\_SWITCH\_LIMIT register in between the minimum and maximum value, the output voltage limit should be adjusted in the MCC\_PID\_UQ\_UD\_LIMITS register to reduce the minimum switch limit. For this it is important to know that the voltage limit has an internal maximum value that also depends on the selected SV\_MODE as shown in the table. Changing MCC\_PID\_UQ\_UD\_LIMITS above this value has no effect.

Each output phase must also be enabled individually using the enable fields in the MCC\_PWM\_CONFIG register. For a 3-phase motor this means ENABLE\_UX1, ENABLE\_VX2 and ENABLE\_WY1 must be set to 1. The high-side and low-side outputs for the Y2 port are not needed for a BLDC motor. This port can be disabled or used for the external mode as described in the section *External PWM Mode*.

## **Two-Phase Stepper Motor Configuration**

For a two-phase stepper motors the third harmonic injection is not available. The only option in the SV\_MODE field of the MCC\_PWM\_CONFIG register is the default modulation with sine waves and the flat bottom modulation as shown in *Figure 5*.

analog.com Rev. 0 | 25 of 155




Figure 5. PWM modes for 2-phase stepper motor

The field MEASUREMENT\_MODE in the MCC\_ADC\_I\_GEN\_CONFIG specifies the current measurement mode. If the bottom shunt measurement with automatic switching is selected, the MCC\_PWM\_SWITCH\_LIMIT register must also be set for the PWM configuration. Usually, the phase currents are measured at each channel connected to the stepper motor. This means that both phase currents are measured redundantly. When the duty cycle of one phase is very high, the current measurement is corrupted. To avoid this, the MCC\_PWM\_SWITCH\_LIMIT should be around 50% of the PWM duty cycle for the normal modulation mode. With the 16-bit scaling this would be 32768. If the flat bottom modulation is selected, the MCC\_PWM\_SWITCH\_LIMIT can be set to zero.

To drive a stepper motor, all four output ports are needed. This means ENABLE\_UX1, ENABLE\_VX2, ENABLE\_WY1 and ENABLE\_Y2 must all be set to 1.

## **DC Motor Configuration**

The TMC9660 can drive a DC motor using the X1 and X2 channels. The ENABLE fields in the MCC\_PWM\_CONFIG register must be set accordingly. The channels that are not used can be setup using the external PWM mode as described in the section *External PWM Mode*.

The SV\_MODE field of the MCC\_PWM\_CONFIG register can be used to configure the modulation mode of the PWM. The available modes are identical to the stepper motor configuration as shown in *Figure 5*. Though the outputs are usually DC voltages instead of sine waves.

The field MEASUREMENT\_MODE in the MCC\_ADC\_I\_GEN\_CONFIG specifies the current measurement mode. If the bottom shunt measurement with automatic switching is selected, the MCC\_PWM\_SWITCH\_LIMIT register must also be set for the PWM configuration. Usually, the phase currents are measured at each channel connected to the DC motor. This means that the current is measured redundantly. When the duty cycle of one channel is very high, the current measurement is corrupted. To avoid this, the MCC\_PWM\_SWITCH\_LIMIT should be around 50% of the PWM duty cycle for the normal modulation mode. With the 16-bit scaling this would be 32768. If the flat bottom modulation is selected, the MCC\_PWM\_SWITCH\_LIMIT can be set to zero.

#### **External PWM Mode**

analog.com Rev. 0 26 of 155

In normal use case the duty cycle for the PWM outputs is calculated automatically based on the output voltage of the current controller. Alternatively, it is also possible to bypass the control loops and directly set a specific duty cycle for each output channel. This can be enabled for each channel individually using the EXT\_ENABLE fields in the MCC\_PWM\_CONFIG register. Note that the corresponding ENABLE field for the same channel must also be set to enable the output.

If the EXT\_ENABLE mode is active for one channel, the duty cycle can be set in the register MCC\_PWM\_VX2\_UX1\_EXT and MCC\_PWM\_Y2\_WY1\_EXT for each channel accordingly. After that the high-side and low-side of this channel are driven as defined by the duty cycle. The duty cycle in these registers is automatically scaled to the PWM frequency. This means a value of 0xFFFF generates a duty cycle of 100% independently of the MCC\_PWM\_MAXCNT register.

Because the Y2 channel is not used when diving a BLDC motor, this channel can be used for different functions. If EXT\_ENABLE\_Y2 is set, a fixed duty cycle can be set for this channels high-side and low-side outputs as described. This can be done while driving a BLDC motor using the other three channels. If the Y2\_HS\_SRC field in the MCC\_PWM\_CONFIG register is set to 1, the high-side and low-side can be configured independently. In that case the Y2 low-side uses the duty cycle defined in the MCC\_PWM\_Y2\_WY1\_EXT field and the high-side duty cycle  $D_{Y2,HS}$  can be set in the MCC\_PWM\_EXT\_Y2\_ALT register. Note that this register value is not automatically scaled to the active PWM frequency. To match the scaling used for the other registers, the following equation can be used to adjust the duty cycle to the PWM frequency.

$$MCC_PWM_EXT_Y2\_ALT = \frac{D_{Y2,HS}}{\%} \times \frac{MCC_PWM\_MAXCNT + 1}{100}$$

### **Step-by-Step Setup: PWM Engine**

Example step-by-step guide to set up the PWM engine.

#### Prerequisites:

- Follow Step-by-Step Setup: Gate Driver → Startup.
- Follow *Basic Current-Sense Amplifier Configuration* and *Current Assignment* description. (Only if current measurement is required.)
- MCC\_MOTOR\_CONFIG: Select Motor type and number of pole pairs.

#### Basic configuration:

- MCC\_PWM\_MAXCNT: Set PWM frequency.
- MCC\_PWM\_SWITCH\_LIMIT: Set PWM switch limit as described in this section.
- MCC\_PID\_UQ\_UD\_LIMITS: Limit output voltage if required by PWM switch limit.
- MCC\_PWM\_CONFIG: Enable center PWM for FOC. Select PWM mode. Enable required PWM channels.

analog.com Rev. 0 | 27 of 155

#### FIELD ORIENTED CONTROL ENGINE SETUP

The TMC9660 utilizes a Motion Control Core (MCC) that includes the control structures to drive different motor types using different motion modes in closed loop. This section provides a detailed description about the Field Oriented Control engine and how to use it for efficient motion control operations.

Some general configuration is done in the MCC\_MOTOR\_CONFIG register. It holds the value for the selected motor type and the number of pole pairs of the motor. Supported motor types are three-phase BLDC motor, two-phase stepper motor, and single-phase DC motor. The number of pole pairs is only relevant for BLDC and stepper motors.

The MCC\_MOTION\_CONFIG register holds the MOTION\_MODE field which is used to set the active motion mode. The control loops are disabled in the default stopped mode. The torque, velocity and position modes are used to drive the motor closed loop using the internal controllers. More information about the control structure is given in the corresponding sections about *Current Control*, *Velocity Control* and *Position Control*. The motion mode for external voltage can be used for open-loop operation when no motor position feedback is available. For more information, see the *Open-Loop Voltage Mode* section. The pseudorandom binary sequence (PRBS) motion modes are described in the *PRBS Generator* section.

A Q notation is used to describe the fixed-point number scaling of some internal registers in the MCC. The notation comprises a Q followed by one or two numbers like this "Qm.n" or "Qn". The optional m describes the number of integer bits while the n describes the number of fraction bits.

For example, Q4.20 is referring to a 24-bit integer value. In this case 4 bits are used for the integer part, including the additional singed bit if applicable, and 20 bits for the fraction. The conversion between the real input number  $A_{real}$  and the internal register value  $B_{reg}$  is described in the following equation.

$$B_{reg} = A_{real} \times 2^n$$

## **Open-Loop Voltage Mode**

If no feedback for the motor position is available, the TMC9660 can still drive any motor in open-loop configuration. For this the ramp generator is used to create a rotating angle. More information on how to configure the ramp generator can be found in *Ramp Generator* section. While in VOLTAGE\_EXT motion mode, the output voltage can be set manually. If the output voltage is high enough, the rotor follows the angle provided by the ramp generator. The user can set the output voltages UQ and UD in the register MCC\_VOLTAGE\_EXT. More information about these voltages is provided in *FOC transformation setup* section.

This configuration creates a rotating magnetic field in the motor. The rotational velocity of this magnetic field is defined by the target velocity of the ramp generator MCC\_RAMPER\_V\_TARGET. To convert this velocity into real world units the following conversion factor can be used.

$$k_{RPM_{openloop}} = \frac{2^{40}}{40MHz \times 60} \approx 458.13$$

More information about the conversion factor  $k_{RPM}$  can be found in the *Velocity scaling* section. This conversion factor for open loop is only applicable for the ramp generator velocity if phi\_e\_ramp is selected in register MCC\_PHI\_E\_SELECTION.

Whether the rotor can follow the rotating magnetic field or not depends on the amplitude of the output voltage. If the rotor cannot follow the magnetic field, the amplitude must be increased.

analog.com Rev. 0 | 28 of 155

When using this configuration to initialize the encoder feedback, it is recommended to set UQ to zero and UD to a positive value that is high enough to turn the motor smoothly. The rotor angle then follows the ramp generator angle very closely. After that the encoder angle can be aligned to the ramp generator angle to initialize the feedback for the rotor position.

#### **Step-by-Step Setup: Open-Loop Voltage Mode**

The basic register configuration to run a motor in open-loop voltage mode is provided.

- Follow Step-by-Step Setup: Gate Driver → Startup.
- Follow Step-by-Step Setup: PWM Engine.
- Configure ramp generator for velocity mode. See Ramp Generator section for details.
- MCC\_MOTOR\_CONFIG: Select Motor type and number of pole pairs.
- MCC\_PHI\_E\_SELECTION: Select phi\_e\_ramp.
- MCC\_MOTION\_CONFIG: Select voltage external motion mode. Enable ramp generator in velocity mode.
- MCC\_VOLTAGE\_EXT: Enter output voltage amplitude for UQ and UD.
- MCC\_RAMPER\_V\_TARGET: Enter target velocity for ramp generator to generate rotating angle phi\_e\_ramp.

#### **Current Control**

The current control loop is implemented as FOC. This includes the required transformations of the measured currents as well as two PI controllers. One for the magnetic flux and one for the torque. The input of the current controllers are the actual motor currents calculated based on the phase current measurement. The output is the voltage applied to the motor, which is generated by a PWM channel for each motor phase. The control structure is shown in *Figure 6*.




Figure 6. Torque and flux control loop

analog.com Rev. 0 | 29 of 155

#### **Current scaling**

The TMC9660 uses an internal current scaling for the current PI controller, including the FOC transformation. The scaling applied results from the configured current sensing. As described in *Measured Current Values*. The following equation can be used to convert any internal current to milliampere.

$$I_{mA} = I_{internal} \times \frac{625}{16382 \times R_{shunt \Omega} \times A_{CSA gain}}$$

 $I_{internal}$  is referring to any register that holds a current value with internal scaling. For example, MCC\_PID\_TORQUE\_FLUX\_ACTUAL and MCC\_PID\_TORQUE\_FLUX\_TARGET for the PI controller actual and target values, MCC\_FOC\_IBETA\_IALPHA and MCC\_FOC\_IQ\_ID for the FOC transformation outputs.

 $R_{shunt\ \Omega}$  is referring to the shunt resistor and  $A_{CSA\ gain}$  to the selected gain of the CSA. More information about these can be found in the *Current sensing and* Analog Measurement Setup section.

#### **FOC transformation setup**

The transformations of the motor currents are done automatically depending on the selected motor type. For a BLDC or stepper motor it is required to select the commutation angle for the electrical motor angle PHI\_E. This can be done in the PHI\_E\_SELECTION register. PHI\_E must be provided by an encoder interface like ABN or Hall to set up closed-loop current control. Alternatively, the ramp generator also provides an angle RAMPER\_PHI\_E that can be used for open-loop operation. It is also possible to generate the angle PHI\_E externally and then provide it via the PHI\_E\_EXT field in the MCC\_PHI\_EXT register.

The input transformation consists of the Clarke and Park transformation. The input currents are taken from the registers MCC\_ADC\_IWY\_IUX and MCC\_ADC\_IV. The outputs of the Clarke transformation are the currents IALPHA and IBETA which can be read in the MCC\_FOC\_IBETA\_IALPHA register. The outputs of the Park transformation are the currents ID and IQ. They can be read in the register MCC\_FOC\_IQ\_ID and are used as input values for the flux and torque PI controllers.

The outputs of the current control are the voltages UD and UQ and can be read in the register MCC\_FOC\_UQ\_UD. These values are limited using the maximum voltage defined in the register MCC\_PID\_UQ\_UD\_LIMITS. The resulting voltages can be read in the MCC\_FOC\_UQ\_UD\_LIMITED register. These voltages are used as input for the inverse Park and inverse Clarke transformation. The outputs of the inverse Park transformation are the voltages UALPHA and UBETA which can be read in the register MCC\_FOC\_UBETA\_UALPHA. The outputs of the inverse Clarke transformation are UUX, UV, UWY and can be read in the registers MCC\_FOC\_UWY\_UUX and MCC\_FOC\_UV. These voltages are then used to calculate the PWM duty cycles for all output phases. They can be read in the registers MCC\_PWM\_VX2\_UX1 and MCC\_PWM\_Y2\_WY1.

Which transformations are used depends on the selected motor type. When using a three-phase BLDC motor, all transformations are used as described. When using a stepper motor, the Clarke and inverse Clarke transformations are skipped. They are not required for two-phase stepper motors. When the DC motor type is selected, no transformation is used at all. This also means that for a DC motor the PHI\_E\_SELECTION is not required.

Some of the registers mentioned here are referring to the individual motor phases. In these cases, the terms U, V and W are referring to the 3 phases of the BLDC motor if that motor type is selected. The terms X and Y are referring to the two phases of a stepper motor. This means that depending on the selected motor type not all register fields are used.

Based on the input current and output voltage, the following values for total motor power are calculated:

analog.com Rev. 0 | 30 of 155

$$U_S = \sqrt{U_D^2 + U_Q^2} \qquad I_S = \sqrt{I_D^2 + I_Q^2} \qquad P_{Motor} = U_S \times I_S$$

The results can be read in the registers MCC\_U\_S\_ACTUAL\_I\_S\_ACTUAL and MCC\_P\_MOTOR. Note that U\_S\_ACTUAL is also used as actual value for the field weakening controller as described in *Field weakening*. The other values are for information only.

#### PI controller configuration

The P and I coefficients for the corresponding controllers must be set in the registers MCC\_PID\_FLUX\_COEFF and MCC\_PID\_TORQUE\_COEFF accordingly. The internal scaling of the coefficients can be adjusted using the fields CURRENT\_NORM\_P and CURRENT\_NORM\_I in the MCC\_PID\_CONFIG register. The normalization values for the current control are applied to both PI controllers for torque and flux and sets the shift factor at the end of the PI calculations. A shift factor of 8 results in a Q8.8 representation and shift factor of 16 results in a Q16 representation of the corresponding PI coefficient.

If the torque mode is used in the MOTION\_MODE register, the target values for both PI controllers can be set in the MCC\_PID\_TORQUE\_FLUX\_TARGET register. It contains a field for the PID\_TORQUE\_TARGET and PID\_FLUX\_TARGET value. For normal FOC operation it is usual to use a PID\_FLUX\_TARGET value of zero and then set the desired target current with the PID\_TORQUE\_TARGET value. An offset can be entered for both target values individually in the MCC\_PID\_TORQUE\_FLUX\_OFFSET register. The MCC\_PID\_TORQUE\_FLUX\_LIMITS register contains limit values for the torque and flux controller. The values are applied to limit the target values that are used inside the controllers.

For other motion modes the source of the target value may change. The target values that are used for both controllers can be read in the MCC\_PIDIN\_TORQUE\_FLUX\_TARGET register before any offsets, filter and limits are applied. The register MCC\_PIDIN\_TORQUE\_FLUX\_TARGET\_LIMITED on the other hand shows the target values that are actually used in the PI controllers. This includes the biquad filter for the torque controller, any offsets or feedforward values added to the target values and the limit values applied for both controllers.

As a reference it is possible to read out the actual values that are used for both controllers in the MCC\_PID\_TORQUE\_FLUX\_ACTUAL register. The scaling of these currents is analog to the selected scaling for the ADC current measurement. The error values resulting from the difference of target and actual value can be read out in the registers MCC\_PID\_TORQUE\_ERROR and MCC\_PID\_FLUX\_ERROR. The current integrator values for both controllers can also be read back with the MCC\_PID\_TORQUE\_INTEGRATOR and MCC\_PID\_FLUX\_INTEGRATOR registers. Note that the user can overwrite the integrator registers to pre-load specific values if needed.

The outputs of the current controllers are the voltages UQ und UD from the torque and flux controller accordingly. The maximum output voltage limit can be configured with the MCC\_PID\_UQ\_UD\_LIMITS register. How this voltage limit is applied depends on the selected motor type.

It is possible to bypass the entire control structure and directly set the output voltages for UQ and UD. This can be done in the register MCC\_VOLTAGE\_EXT. If the voltage external motion mode is used, these voltages are applied instead of the current controller output. This function is particularly useful for open-loop operation.

#### **Step-by-Step Setup: Current Control**

Example step-by-step guide to set up closed-loop torque control.

#### Prerequisites:

- Follow Step-by-Step Setup: Gate Driver → Startup.
- Follow Basic Current-Sense Amplifier Configuration and Current Assignment description.
- Follow Step-by-Step Setup: Hall Feedback or Step-by-Step Setup: ABN Encoder.
- Follow Step-by-Step Setup: PWM Engine → Basic configuration.

analog.com Rev. 0 | 31 of 155

MCC\_MOTOR\_CONFIG: Select Motor type and number of pole pairs.

### Basic configuration:

- MCC\_PHI\_E\_SELECTION: Select phi\_e\_abn or phi\_e\_hall.
- MCC\_PID\_CONFIG: Adjust current control P and I normalization if needed.
- MCC\_PID\_FLUX\_COEFF: Set P and I coefficient for flux controller.
- MCC\_PID\_TORQUE\_COEFF: Set P and I coefficient for torque controller.
- MCC\_PID\_UQ\_UD\_LIMITS: Set output voltage limit.
- MCC\_PID\_TORQUE\_FLUX\_LIMITS: Set target torque and flux limit.

#### Torque mode specific configuration:

- MCC\_MOTION\_CONFIG: Select torque mode as motion mode.
- MCC\_PID\_TORQUE\_FLUX\_TARGET: Set target flux to 0 and target torque to expected target current.

#### Field weakening

An additional and optional field weakening controller is also available. It is implemented as PI controller and can be used to generate a negative target flux as shown in *Figure 7*. This can increase the maximum achievable velocity at the expense of higher power consumption.




Figure 7. Field weakening control loop

To enable the field weakening the PI coefficients must be set in the MCC\_PID\_FIELDWEAK\_COEFF register. Both coefficients are scaled with the Q16 format. In addition to that the MCC\_PID\_U\_S\_MAX register value must be set below the active voltage limit. In most cases the internal voltage limit is 16383. The only exception to this is when the SVPWM mode is enabled for a BLDC motor. In that case internal voltage limit is 18900. If the MCC\_PID\_UQ\_UD\_LIMITS register value is set below the internal voltage limit, this value is used instead. The actual voltage U\_S\_ACTUAL is calculated based on the absolute value of output voltages from the torque and flux controllers.

#### **Torque feedforward**

The torque PI controller has an addition optional offset input to the target value. It can be enabled in the FEEDFORWARD field of the MCC\_MOTION\_CONFIG register. If enabled the acceleration of the ramp generator is used as feedforward value for the torque controller. The current acceleration can be read in the MCC\_RAMPER\_A\_ACTUAL register. Because the acceleration is using a different scaling compared to the motor current it is required to adapt the acceleration here. The register MCC\_RAMPER\_ACC\_FF holds a value for the SHIFT factor and the GAIN to scale the acceleration before it is used as feedforward for the torque controller. The following equation for the scaling is given to calculate the feedforward value for the torque controller  $I_{feedforward}$ .

$$I_{feedforward} = (MCC\_RAMPER\_A\_ACTUAL \times GAIN) >> (SHIFT \times 4)$$

analog.com Rev. 0 | 32 of 155

### **Open-Loop Current Control**

It is also possible to generate the commutation angle phi\_e with the ramp generator instead of any encoder feedback to drive the motor in open-loop mode. In addition to the open-loop voltage mode described in *Open-Loop Voltage Mode*, it is possible to combine this with the current control.

This configuration creates a rotating magnetic field in the motor. The rotational velocity of this magnetic field is defined by the target velocity of the ramp generator MCC\_RAMPER\_V\_TARGET. To convert this velocity into real word units the following conversion factor can be used.

$$k_{RPM_{openloop}} = \frac{2^{40}}{40MHz \times 60} \approx 458.13$$

More information about the conversion factor  $k_{RPM}$  can be found in *Velocity scaling*. This conversion factor for open loop is only applicable for the ramp generator velocity if phi\_e\_ramp is selected in register MCC\_PHI\_E\_SELECTION.

#### **Step-by-Step Setup: Open-Loop Current Control**

An example step-by-step guide to set up open-loop current control is provided as follows:

#### Prerequisites:

- Follow Step-by-Step Setup: Gate Driver → Startup.
- Follow Basic Current-Sense Amplifier Configuration and Current Assignment description.
- Follow Step-by-Step Setup: PWM Engine → Basic configuration.
- Configure ramp generator for velocity mode. See *Ramp Generator* section for details.
- MCC\_MOTOR\_CONFIG: Select Motor type and number of pole pairs.

#### Basic configuration:

- MCC\_PHI\_E\_SELECTION: Select phi\_e\_ramp.
- MCC\_PID\_CONFIG: Adjust current control P and I normalization if needed.
- MCC\_PID\_FLUX\_COEFF: Set P and I coefficient for flux controller.
- MCC\_PID\_TORQUE\_COEFF: Set P and I coefficient for torque controller.
- MCC\_PID\_UQ\_UD\_LIMITS: Set output voltage limit.
- MCC\_PID\_TORQUE\_FLUX\_LIMITS: Set target torque and flux limit.
- MCC\_MOTION\_CONFIG: Select torque mode as motion mode. Enable ramp generator in velocity mode.
- MCC\_RAMPER\_V\_TARGET: Enter target velocity for ramp generator to generate rotating angle phi\_e\_ramp.
- MCC\_PID\_TORQUE\_FLUX\_TARGET: Set target flux and torque as desired.

## **Velocity Control**

The velocity control enables to run a motor at a target rotational speed. The velocity control loop is built around the current controller. This means to use the velocity control the current control must also be configured. The implementation is in form of a PI controller. The input velocity of the controller is the actual motor velocity. If the velocity controller is enabled, depending on the selected motion mode, the output is used as target value for the torque current controller. The control structure is shown in *Figure 8*.

analog.com Rev. 0 | 33 of 155




Figure 8. Velocity control loop

#### **Velocity acquisition**

To enable the velocity control, it is required to configure the feedback path for the velocity acquisition of the motor. The SELECTION field of the MCC\_VELOCITY\_CONFIG register is used to select the feedback source. This can be for example the rotor position based on the Hall or ABN encoder feedback. Note that multiple selections are available for each feedback system. The difference between the selections is the scaling that is applied to the raw position feedback from the encoder. This makes it possible to select the scaling that fits best to the entire control structure and the user specific setup. Either way, it is recommended to select abn\_count when using an ABN encoder as feedback or hall\_count for hall sensor feedback.

In the same register the METER\_TYPE field can switch between two different velocity meter options. VELOCITY\_PER and VELOCITY\_FREQ. The VELOCITY\_PER selection is using a period time measurement between two consecutive rotor positions to calculate the rotor velocity after each position change. The VELOCITY\_FREQ is using a fixed frequency to update the rotor velocity based on the position change. It is recommended to select the options that is best suited to the velocity range of the desired application. To compare and evaluate which velocity meter is better suited for a given application, both values are constantly calculated and written into the MCC\_VELOCITY\_PER and MCC\_VELOCITY\_FRQ register accordingly.

The register MCC\_V\_MIN\_POS\_DEV\_TIME\_COUNTER\_LIMIT provides some additional configuration for the VELOCITY\_PER selection. The values in this register can be adjusted to the selected encoder feedback and scaling to improve velocity acquisition for a specific application. Another option for the VELOCITY\_PER selection is an optional moving average filter. It can be enabled and configured in the MCC\_VELOCITY\_SCALING register. By default, it is disabled. Depending on the selected feedback system, the measured velocity is often quite noisy. The moving average filter can be used to reduce this noise and improve the controller behavior. The VELOCITY\_FREQ selection has an additional scaling factor as configuration. It can be set freely in the MCC\_VELOCITY\_SCALING register. It is recommended to align the internal velocity scaling of the VELOCITY\_FREQ meter to the VELOCITY\_PER

analog.com Rev. 0 | 34 of 155

meter. This way the same equations for unit conversion can be used and it is possible to switch between both selections dynamically during operation. The following formula can be used to calculate the scaling factor.

$$MCC\_VELOCITY\_SCALING = \frac{2^{24} \times f_{Velo}}{40MHz}$$

The update rate of the velocity controller  $f_{Velo}$  is given in *PI controller configuration*.

In general, the VELOCITY\_PER selection is suited better for low velocity and more accurate in most cases. There are some limitations for the VELOCITY\_PER meter when the input frequency of the encoder steps is very high. This is usually only the case when using an ABN encoder with high resolution in combination with a high rotational speed of the motor.

All formulas that follow require either the abn\_count or hall\_count in the SELECTION field of the MCC\_VELOCITY\_CONFIG register. The results are calculated in the unit RPM. The conversion to and from the internally used velocity scaling is described in *Velocity scaling*.

The following formula can be used to calculate the maximum motor velocity in RPM that the VELOCITY\_PER meter can measure without distortion. Note that this formula is only applicable if the moving average filter is disabled. This means MOVING\_AVRG\_FILTER\_SAMPLES must be set to zero.

$$V_{PerMax_{RPM}} = \frac{40MHz \times V\_MIN\_POS\_DEV \times 60}{53 \times CPR}$$

If the moving average filter for the VELOCITY\_PER selection is enabled, the equation to calculate the maximum measurable velocity is given in the formula that follows. This is applicable when MOVING\_AVRG\_FILTER\_SAMPLES is set to anything but zero.

$$V_{PerMax_{RPM}} = \frac{40MHz \times V\_MIN\_POS\_DEV \times 60}{105 \times CPR}$$

CPR in these equations is referring to the counts per revolution. For an ABN encoder this is the same as for the register MCC\_ABN\_CPR. For hall sensors the value is given by the following formula.

$$CPR_{Hall} = 6 \times N_{POLE\_PAIRS}$$

If the velocity range for the given application is expected anywhere close to the calculated  $V_{PerMax_{RPM}}$ , it is recommended to either increase V\_MIN\_POS\_DEV or switch to the VELOCITY\_FREQ meter. Both changes can be done dynamically during operation. Considering MCC\_VELOCITY\_SCALING is configured accordingly.

The resolution of the VELOCITY\_PER meter is getting worse with higher velocity, while the resolution of the VELOCITY\_FREQ meter is constant. The following equation can be used to calculate the crossover point (COP) when the VELOCITY\_FREQ selection becomes better.

$$V_{COP_{RPM}} = 60 \times \frac{f_{Velo} + \sqrt{f_{Velo}^2 + f_{Velo} \times 40 MHz} \times V\_MIN\_POS\_DEV \times 4}{2 \times CPR}$$

Note that the equation for  $V_{COP_{RPM}}$  relies on ideal position feedback from the encoder. The VELOCITY\_PER meter is very sensitive to noisy or inaccurate encoder feedback. This means the best crossover point may be lower in the actual application. For that it is required to compare both velocity meter outputs manually in the actual application and velocity range. The registers MCC\_VELOCITY\_PER and MCC\_VELOCITY\_FRQ can be used for that.

Depending on the configuration,  $V_{COP_{RPM}}$  can be higher or lower compared to  $V_{PerMax_{RPM}}$ . This means both thresholds need to be considered when selecting the most accurate velocity meter. The approximate curve of the

analog.com Rev. 0 | 35 of 155

noise performance over the motor velocity is displayed for both velocity meters in the *Figure 9*. In this case a low noise performance is desirable.




Figure 9. Velocity meter noise performance

The noise performance of the period meter becomes worse for higher velocity while the frequency meter is constant. The position of  $V_{COP_{RPM}}$  and  $V_{PerMax_{RPM}}$  may vary significantly depending on the actual setup and configuration.

#### **Velocity scaling**

The TMC9660 uses an internal velocity scaling for the velocity PI controller as well as for the ramp generator. This section provides the formulas to convert internal velocity values into real-world units. The scaling factor  $k_{RPM}$  can be used for that.

$$v_{RPM} = \frac{v_{internal}}{k_{RPM}}$$

The velocity  $v_{internal}$  is referring to any register value that uses the internal velocity scaling. This includes for example MCC\_PID\_VELOCITY\_ACTUAL and MCC\_PID\_VELOCITY\_TARGET. In case the ramp generator is enabled to provide the target value for the velocity PI controller, the same scaling also applies to the registers MCC\_RAMPER\_V\_TARGET and MCC\_RAMPER\_V\_ACTUAL.

The scaling factor  $k_{RPM}$  depends on the configuration of the SELECTION field in the MCC\_VELOCITY\_CONFIG register. Following are the equations listed for all relevant options. The index PER and FREQ are referring to the corresponding velocity meter options. Note that when using the recommended value for MCC\_VELOCITY\_SCALING, both velocity scaling factors are identical.

$$\begin{aligned} k_{RPM_{PER,phi\_e}} &= 2^{16} \times N\_POLE\_PAIRS \times \frac{2^{24}}{40MHz \times 60} \\ k_{RPM_{FREQ,phi\_e}} &= 2^{16} \times N\_POLE\_PAIRS \times \frac{MCC\_VELOCITY\_SCALING}{f_{Velo} \times 60} \end{aligned}$$

These scaling factors that are calculated are used for the phi\_e scaling of the velocity. This means it applies to all SELECTIONS that are referring to phi\_e. For example, phi\_e\_abn or phi\_e\_hall. Phi\_e scaling in this context means that one electrical revolution goes from zero to 65535.

$$k_{RPM_{PER,phi\_m}} = 2^{16} \times \frac{2^{24}}{40MHz \times 60} \approx 458.13$$

analog.com Rev. 0 | 36 of 155

$$k_{RPM_{FREQ,phi\_m}} = 2^{16} \times \frac{MCC\_VELOCITY\_SCALING}{f_{Velo} \times 60}$$

These scaling factors that are calculated are used for the phi\_m scaling of the velocity. This means it applies to all SELECTIONS that are referring to phi\_m. For example, phi\_m\_abn. Phi\_m scaling in this context means that one mechanical revolution goes from zero to 65535.

Note that when using the external register to provide the angle for the velocity feedback, by selecting phi\_e\_ext or phi\_m\_ext, the scaling may change. In that case the user is responsible to provide the correctly scaled angle to the MCC\_PHI\_EXT register. Otherwise, the velocity scaling changes accordingly.

$$k_{RPM_{PER,abn\_count}} = MCC\_ABN\_CPR \times \frac{2^{24}}{40MHz \times 60}$$
 
$$k_{RPM_{FREQ,abn\_count}} = MCC\_ABN\_CPR \times \frac{MCC\_VELOCITY\_SCALING}{f_{Velo} \times 60}$$

If the abn\_count is selected as velocity feedback, this scaling factor that is calculated may be used.

$$k_{RPM_{PER,hall\_count}} = 6 \times N\_POLE\_PAIRS \times \frac{2^{24}}{40MHz \times 60}$$
 
$$k_{RPM_{FREQ,hall\_count}} = 6 \times N\_POLE\_PAIRS \times \frac{MCC\_VELOCITY\_SCALING}{f_{Velo} \times 60}$$

If the hall\_count is selected as velocity feedback, this scaling factor that is calculated may be used.

## PI controller configuration

The PI coefficients must be set in the MCC\_PID\_VELOCITY\_COEFF register. The scaling of these coefficients can be adjusted with the VELOCITY\_NORM\_P and VELOCITY\_NORM\_I field in the MCC\_PID\_CONFIG register. The VEL\_SCALE field specifies a shift factor for the velocity controller output. It can be adjusted to better match the scaling of the velocity controller output to the torque controller input. The combination of the normalization values and the VEL\_SCALE describes the scaling format for the PI coefficients. For the P normalization value, a shift factor of 0, 8 (default), 16 or 24 can be selected. For the I normalization value, a shift factor of 8, 16 (default), 24 or 32 can be selected. The VEL\_SCALE value is a 4-bit register and can be configured from 0 to 15 with a default value of 8. The VEL\_SCALE shift factor is applied to both PI coefficients. The sum of both shift factors results in a Q16 representation for the P coefficient and Q24 for the I coefficient with the default register values. The VEL\_SMPL can be used to reduce the update rate of the velocity PI controller. By default, the controller output is calculated once per PWM cycle. The update rate of the velocity controller is calculated in the following equation.

$$f_{Velo} = \frac{f_{PWM}}{VEL\ SMPL + 1}$$

If the velocity mode is used in the MOTION\_MODE register, the target value for the velocity PI controller can be set in the MCC\_PID\_VELOCITY\_TARGET register. If the ramp generator is enabled, the target value in velocity mode is taken from the ramp generator. This means the target velocity must be entered in the MCC\_RAMPER\_V\_TARGET register instead. An offset can be provided to the target value with the MCC\_PID\_VELOCITY\_OFFSET register. A limit for the maximum target velocity can be set in the MCC\_PID\_VELOCITY\_LIMIT register. For other motion modes the source of the target value may change. The target value that is used for the velocity controller can be read in the MCC\_PIDIN\_VELOCITY\_TARGET register before any offsets, filter and limits are applied. The register MCC\_PIDIN\_VELOCITY\_TARGET\_LIMITED on the other hand shows the target value that is actually used in the PI

analog.com Rev. 0 37 of 155

controller. This includes any offsets or feedforward values added to the target value and the velocity limit value applied.

For reference, the actual velocity used in the PI controller can be read in the PID\_VELOCITY\_ACTUAL register. The error value resulting from the difference of target and actual value can be read out in the register MCC\_PID\_VELOCITY\_ERROR. The integrator value of the controller can also be read back with the MCC\_PID\_VELOCITY\_INTEGRATOR register. Note that the user can overwrite the integrator register to pre-load specific values if needed.

### **Step-by-Step Setup: Velocity Control**

Example step-by-step guide to set up closed-loop velocity control.

#### Prerequisites:

- Follow Step-by-Step Setup: Gate Driver → Startup.
- Follow Basic Current-Sense Amplifier Configuration and Current Assignment description.
- Follow Step-by-Step Setup: Hall Feedback or Step-by-Step Setup: ABN Encoder.
- Follow Step-by-Step Setup: PWM Engine → Basic configuration.
- Configure ramp generator for velocity mode. See *Ramp Generator* section for details. (optional)
- MCC\_MOTOR\_CONFIG: Select Motor type and number of pole pairs.
- Follow Step-by-Step Setup: Current Control → Basic configuration.

### Basic configuration:

- MCC\_VELOCITY\_CONFIG: Set SELECTION to appropriate value. Choose fitting METER\_TYPE. Enable moving average filter if applicable (VELOCITY\_PER only).
- MCC\_VELOCITY\_SCALING: Adjust velocity scaling if needed (VELOCITY\_FREQ only).
- MCC\_V\_MIN\_POS\_DEV\_TIME\_COUNTER\_LIMIT: Set fitting configuration (VELOCITY\_PER only).
- MCC\_PID\_CONFIG: Adjust velocity control P and I normalization if needed. Adjust velocity controller down sampling factor if needed.
- MCC\_PID\_VELOCITY\_COEFF: Set P and I coefficient for velocity controller.
- MCC\_PID\_VELOCITY\_LIMIT: Set target velocity limit.

Velocity mode specific configuration with ramp generator disabled:

- MCC\_MOTION\_CONFIG: Select velocity mode as motion mode. Disable ramp generator.
- MCC\_PID\_VELOCITY\_TARGET: Set target velocity to expected value.

Velocity mode specific configuration with ramp generator enabled (requires ramp generator configuration):

- MCC\_MOTION\_CONFIG: Select velocity mode as motion mode. Enable ramp generator in velocity mode.
- MCC\_RAMPER\_V\_TARGET: Set ramp target velocity to expected value.

### **Velocity feedforward**

The velocity PI controller has an addition optional offset input to the target value. It can be enabled in the FEEDFORWARD field of the MCC\_MOTION\_CONFIG register. If enabled the velocity of the ramp generator is used as feedforward value for the velocity PI controller. The current velocity of the ramp generator can be read in the MCC\_RAMPER\_V\_ACTUAL register.

### **Position Control**

The position control enables to rotate a motor to a target position. The position control loop is built around the velocity controller. This means to use the position control the velocity and current control must also be configured. The implementation is in form of a PI controller. Note that the integral part of the controller is usually not needed. For most applications a P controller is sufficient for the position control. The control structure is shown in *Figure 10*.

analog.com Rev. 0 | 38 of 155




Figure 10. Position control loop

## **Position acquisition**

To enable the position control, it is required to configure the feedback path for the position acquisition of the motor. The SELECTION field of the MCC\_POSITION\_CONFIG register is used to select the feedback source. This can be for example the rotor position based on the Hall or ABN encoder feedback. Note that multiple selections are available for each feedback system. The difference between the selections is the scaling that is applied to the raw position feedback from the encoder. This makes it possible to select the scaling that fits best to the entire control structure and the user specific setup. Alternatively, it is also possible to select the PHI\_E\_EXT or PHI\_M\_EXT values as input for the position meters. These values can be provided by the user in the MCC\_PHI\_EXT register.

## **Position scaling**

The TMC9660 uses an internal position scaling for the position PI controller as well as for the ramp generator. This section provides the formulas to convert internal position values into real-world units. The scaling factor  $k_{rev}$  can be used for that. The result  $p_{rev}$  provides the position in full mechanical motor revolutions.

$$p_{rev} = \frac{p_{internal}}{k_{rev}}$$

The position  $p_{internal}$  is referring to any register value that uses the internal position scaling. This includes for example MCC\_PID\_POSITION\_ACTUAL and MCC\_PID\_POSITION\_TARGET. In case the ramp generator is enabled to provide the target position for the position PI controller, the same scaling also applies to the registers MCC\_RAMPER\_X\_TARGET and MCC\_RAMPER\_X\_ACTUAL.

The scaling factor  $k_{rev}$  depends on the configuration of the SELECTION field in the MCC\_POSITION\_CONFIG register. Following are the equations listed for all relevant options.

$$k_{rev_{phi\ e}} = 2^{16} \times N\_POLE\_PAIRS$$

This factor is used for all SELECTION options that are referring to phi\_e, like phi\_e\_abn and phi\_e\_hall. Phi\_e scaling in this context means that one electrical revolution goes from zero to 65535.

$$k_{rev_{phi\_m}} = 2^{16}$$

This factor is used for the SELECTION options that is referring to phi\_m, like phi\_m\_abn. Phi\_m scaling in this context means that one mechanical revolution goes from zero to 65535.

analog.com Rev. 0 | 39 of 155

Note that when using the external register to provide the angle for the position feedback, by selecting phi\_e\_ext or phi\_m\_ext, the scaling may change. In that case the user is responsible to provide the correctly scaled angle to the MCC\_PHI\_EXT register. Otherwise, the position scaling changes accordingly.

$$k_{rev_{abn\_count}} = MCC\_ABN\_CPR$$
 
$$k_{rev_{hall\_count}} = 6 \times N\_POLE\_PAIRS$$

If the abn\_count or hall\_count option is selected, the corresponding factor is applied.

## PI controller configuration

The position PI coefficients must be set in the MCC\_PID\_POSITION\_COEFF register. The scaling of these coefficients can be adjusted with the POSITION\_NORM\_P and POSITION\_NORM\_I field in the MCC\_PID\_CONFIG register. The normalization selects the shift factor at the end of the PI calculation. There are four different scaling formats available. For the P coefficient: Q16.0, Q8.8 (default), Q16 and Q24. For the I coefficient: Q8.8, Q16 (default), Q24 and Q32. The POS\_SMPL can be used to reduce the update rate of the position PI controller. By default, the controller output is calculated once per PWM cycle.

If the position mode is used in the MOTION\_MODE register, the target value for the position PI controller can be set in the MCC\_PID\_POSITION\_TARGET register. If the ramp generator is enabled the target value is provided by that block instead. In that case the target value must be entered in the MCC\_RAMPER\_X\_TARGET register. The actual position of the motor can be read in the MCC\_PID\_POSITION\_ACTUAL register. This register value can be overwritten to align the current motor position to the application. Depending on the setting of the KEEP\_POS\_TARGET field in the MCC\_PID\_CONFIG register, the target position may also be set to the new actual position automatically. This can be done to avoid unintended motor movements when changing the actual position. An offset value can also be set for the actual motor position used by the controller in the MCC\_PID\_POSITION\_ACTUAL\_OFFSET register.

Two limit registers are provided for the target position: MCC\_PID\_POSITION\_LIMIT\_LOW and MCC\_PID\_POSITION\_LIMIT\_HIGH. These registers can be used to limit the position controller from reaching positions outside a predefined range. The target value that is used for the position controller can be read in the MCC\_PIDIN\_POSITION\_TARGET register before any limit is applied. The register MCC\_PIDIN\_POSITION\_TARGET\_LIMITED on the other hand shows the target value that is actually used in the PI controller. This includes the upper and lower position limit applied to the target value.

The error and the integrator value of the position PI controller are provided in the registers MCC\_PID\_POSITION\_ERROR and MCC\_PID\_POSITION\_INTEGRATOR. Note that the user can overwrite the integrator register to pre-load specific values if needed.

While using the position mode it can become difficult to keep the motor completely still after the target position is reached. Depending on the system setup and the controller configuration it can happen that the motor jerks continuously and never come to a complete standstill. To avoid this, it is possible to configure the MCC\_PID\_POSITION\_TOLERANCE and MCC\_PID\_POSITION\_TOLERANCE\_DELAY registers. Note that this feature only works if the target position is provided by the ramp generator. If correctly configured, the position control is disabled shortly after the target position is reached. Resulting in a jerk free standstill of the motor within the configured position tolerance band. As soon as the measured position leaves the tolerance band, the position controller is switched on again.

## **Step-by-Step Setup: Position Control**

Example step-by-step guide to set up closed-loop position control.

analog.com Rev. 0 | 40 of 155

### Prerequisites:

- Follow Step-by-Step Setup: Gate Driver → Startup.
- Follow Basic Current-Sense Amplifier Configuration and Current Assignment description.
- Follow Step-by-Step Setup: Hall Feedback or Step-by-Step Setup: ABN Encoder.
- Follow Step-by-Step Setup: PWM Engine → Basic configuration.
- Configure ramp generator for position mode. See Ramp Generator section for details. (optional)
- MCC\_MOTOR\_CONFIG: Select Motor type and number of pole pairs.
- Follow Step-by-Step Setup: Current Control → Basic configuration.
- Follow Step-by-Step Setup: Velocity Control → Basic configuration.

### Basic configuration:

- MCC\_POSITION\_CONFIG: Set SELECTION to appropriate value.
- MCC\_PID\_CONFIG: Adjust position control P normalization and down sampling factor if needed.
- MCC\_PID\_POSITION\_COEFF: Set P coefficient for position controller. The I coefficient should be zero.
- MCC\_PID\_POSITION\_TOLERANCE: Set position tolerance to appropriate value (only relevant with ramp generator).
- MCC\_PID\_POSITION\_TOLERANCE\_DELAY: Set delay to appropriate value (only relevant with ramp generator).
- MCC\_PID\_POSITION\_LIMIT\_LOW: Set position limit low.
- MCC\_PID\_POSITION\_HIGH\_LOW: Set position limit high.

Position mode specific configuration with ramp generator disabled:

- MCC\_MOTION\_CONFIG: Select position mode as motion mode. Disable ramp generator.
- MCC\_PID\_POSITION\_TARGET: Set target position to expected value.

Position mode specific configuration with ramp generator enabled (requires Ramp Generator configuration):

- MCC\_MOTION\_CONFIG: Select position mode as motion mode. Enable ramp generator in position mode.
- MCC\_RAMPER\_X\_TARGET: Set ramp target position to expected value.

## **Biguad Filters**

The TMC9660 employs biquad filters to enhance the performance of its velocity and torque control loops. The biquad filter, essentially a second-order digital filter, operates by processing the incoming signal through a combination of current and past input samples, along with previous output samples. The filter's behavior, such as its role as a low-pass, high-pass, band-pass, or notch filter, is determined by a set of coefficients that are stored in dedicated register. The filter's output Y(n) at a given time step n is calculated using the following equation:

$$Y(n) = X(n) \times b_0 + X(n-1) \times b_1 + X(n-2) \times b_2 + Y(n-1) \times a_1 + Y(n-2) \times a_2$$

#### where:

- X(n) represents the current input sample.
- X(n-1) and X(n-2) are the previous input samples.
- Y(n-1) and Y(n-2) are the previous output samples.
- a<sub>1</sub>, a<sub>2</sub>, b<sub>0</sub>, b<sub>1</sub>, and b<sub>2</sub> are the filter coefficients.

The filter coefficients are 24-bit values normalized to a Q4.20 format.

The velocity biquad filter is used to filter the actual velocity of the motor that is used as input for the velocity controller. The exact location in the control loop can be seen in *Figure 8*. The filter coefficients can be set using these registers: MCC\_BIQUAD\_V\_A\_1, MCC\_BIQUAD\_V\_A\_2, MCC\_BIQUAD\_V\_B\_0, MCC\_BIQUAD\_V\_B\_1,

analog.com Rev. 0 | 41 of 155

MCC\_BIQUAD\_V\_B\_2. This filter is enabled by default because the measured velocity is usually quite noisy. It can be disabled in the MCC\_BIQUAD\_V\_ENABLE register.

The torque biquad filter is used to filter the input target value of the torque controller. This can be helpful when using the velocity or position control. In that case the output of the velocity controller is used as target torque. The exact location in the control loop can be seen in *Figure 6*. The filter coefficients can be set using these registers: MCC\_BIQUAD\_T\_A\_1, MCC\_BIQUAD\_T\_A\_2, MCC\_BIQUAD\_T\_B\_0, MCC\_BIQUAD\_T\_B\_1, MCC\_BIQUAD\_T\_B\_2. The torque filter can be enabled in the MCC\_BIQUAD\_T\_ENABLE register.

#### **PRBS Generator**

A generator for a pseudorandom binary sequence (PRBS) is integrated into the MCC. The sequence can be configured using the MCC\_PRBS\_AMPLITUDE register. The output value of the generator is either the specified amplitude or the inverted negative amplitude, depending on the current random value. The binary sequence is reset when the MCC\_PRBS\_AMPLITUDE register is set to 0. This means it always generates the same PRBS values after a reset.

The MCC\_PRBS\_DOWN\_SAMPLING\_RATIO register can be used to configure the update rate of the PRBS generated value. By default, it is updated once every PWM cycle. The update rate is reduced according to the down sampling ratio.

The randomized output value can be used as target value for the different PI controllers. To enable this, the corresponding motion mode must be selected. The PRBS modes for flux, torque, velocity and position are available. They work identical to the normal motion modes, with the difference, that the target value for the corresponding PI controller is taken from the PRBS generator instead of the normal register for the target value. A special PRBS UD mode is also available. This mode bypasses the control loops and uses the PRBS value directly for the UD output voltage. The UQ voltage in this case is zero.

analog.com Rev. 0 | 42 of 155

## **RAMP GENERATOR SETUP**

The ramp generator allows motion based on target position or target velocity. It automatically calculates the motion profile taking into account the user's desired ramp profile. The EightPoint ramp generator uses three different acceleration settings each for the acceleration phase and for the deceleration phase to allow for jerk minimized ramps. Each acceleration setting corresponds to a velocity threshold setting.

The TMC9660 features a ramp generator that manipulates target position (RAMP\_MODE =  $0 \rightarrow$  positioning mode) or target velocity (RAMP\_MODE =  $1 \rightarrow$  velocity mode). It automatically calculates the motion profile taking into account acceleration and velocity settings. RAMP\_EN = 1 activates the usage of ramper register fields for the position/velocity controller inputs instead of the target register fields. RAMP\_MODE and RAMP\_EN register fields are part of the MCC\_MOTION\_CONFIG register.

Additionally, the ramp generator handles stop events and allows on-the-fly changes in target position or target velocity and handles these according to the particular register values.

Changing the target position on-the-fly might lead to overshooting the new target when reducing the overall driving distance (RAMPER\_X\_TARGET – RAMPER\_X\_ACTUAL) or when reversing the driving direction.

The ramped values (RAMPER\_X\_ACTUAL, RAMPER\_V\_ACTUAL) can be used as target values for the velocity controller in MOTION\_MODE velocity (PID\_VELOCITY\_TARGET ↔ RAMPER\_V\_ACTUAL) or MOTION\_MODE position (PID\_POSITION\_TARGET ↔ RAMPER\_X\_ACTUAL). RAMP\_MODE is independent from MOTION\_MODE. Therefore, it is possible to mix RAMP\_MODE position with MOTION\_MODE velocity and vice versa. In addition, RAMPER\_V\_ACTUAL and RAMPER\_A\_ACTUAL can be used as additional feed forward values for the velocity controller and/or the torque controller. The following figure depicts the controller target value generation.




Figure 11. Controller target generation scheme

In the following both ramp modes and the corresponding registers are explained. Further information about PI controller register fields are clarified in the particular sections about current, velocity, and position control that have been explained before.

#### **Real-World Unit Conversion**

The TMC9660 uses its internal or external clock signal as a time reference for all internal operations. Thus, all time, velocity and acceleration settings are referenced to  $f_{\text{CLK}}$ . For best stability and reproducibility, it is recommended to use an external quartz oscillator as a time base, or to provide a clock signal from a microcontroller. The ramper velocity calculation depends on two other factors:

Velocity meter selection: Register field METER\_TYPE of MCC\_VELOCITY\_CONFIG register

analog.com Rev. 0 | 43 of 155

- VELOCITY\_PER: Measurement of velocity by time measurement between position changes.
   Recommended for slow velocity values.
- VELOCITY\_FREQ: Velocity meter running at PWM frequency. Velocity value is calculated by the angle difference after one PWM cycle.
- VELOCITY\_EXT: Velocity value is calculated externally and written to VELOCITY\_EXT register field (MCC\_VELOCITY\_EXT register)
- Position step size: Depends on Feedback Engine settings

In the section Velocity acquisition information can be found when to use which velocity meter.

The following calculations give the ramper velocity in terms of steps/seconds, where the step size depends on the position feedback method. In the case of open loop, the position step size depends on the number of pole pairs of the motor.

The ramper acceleration is fully internal and only used in the ramp generator (as opposed to velocity, which can be controlled directly without the ramper). Of course, to get real units, the user also needs to relate the step size to reality using Feedback Engine calculation.

RAMPER\_V... and RAMPER\_A... register fields are internal units of the TMC9660. Those values need to be written to the velocity/acceleration registers fields explained in the following sections.

The following table gives a brief overview. Further more detailed information can be found in this manual in the particular sections; see the

Current scaling, Velocity scaling, and Position scaling section.

Table 11. Real-world conversion considerations

PARAMETER SYMBOL	UNIT	DESCRIPTION	
f <sub>CLK</sub>	[Hz]	40MHz default internal clock, usage of precise external clock recommended	
step_size	[°]	Calculate the Step Size using Feedback Engine formulas	
pwm_freq	[Hz]	PWM Frequency: $pwm\_freq = \frac{120MHz}{MCC\_PWM\_MAXCNT}$	
n_pole_pairs		Number of motor pole pairs such that PHI_E = PHI_M × N_POLE_PAIRS	
vel_scaling		Factor the user can set in the VELOCITY_SCALING register field (MCC_VELOCITY_SCALING register) to scale the velocity of the Velocity Meter (VM). Only relevant for METER_TYPE = VELOCITY_FREQ.	
vel_sampling		Factor the user can set in the VELOCITY_SMPL register field to downsample velocity calculation in the Velocity Meter (VM). Only relevant for METER_TYPE = VELOCITY_FREQ.	
svm_factor	[steps / s]	Velocity Meter scaling factor for METER_TYPE = VELOCITY_PER: $2^24 / f_{clk}$ , multiply by step_size to get [°/s].	
vm_factor	[steps / s]	$\label{eq:Velocity Meter scaling factor for METER_TYPE = VELOCITY\_FREQ:} \\ vm\_factor = vel\_scaling \times \frac{pwm\_freq}{vel\_sampling + 1}$	

analog.com Rev. 0 | 44 of 155

		Multiply by step_size to get [°/s].	
openloop_factor	[rotations / s]	Velocity factor for open-loop rotation of the motor using the ramper internal PHI_E generation.  Multiply by N_POLE_PAIRS / 360 to get [°/s].	
		rotation = one rotation of electrical field, i.e., PHI_E does 360° 2^16 × 2^24 / f <sub>CLK</sub>	
		RAMPER_A = RAMPER_V × 2^17 / time / f <sub>CLK</sub>	
acceleration_factor		where time is the ramp up time in [s] to get to the velocity, velocity is in [steps/s] and acceleration in [steps/s²].	
		First set up the velocity meters and calculate velocity factors before determining the desired accelerations profiles.	

## **RAMP\_MODE: Positioning**

During positioning mode, the ramp generator integrates RAMPER\_V\_ACTUAL to match RAMPER\_X\_ACTUAL with RAMPER\_X\_TARGET. The velocity ramp processing of RAMPER\_V\_ACTUAL is generated according to the defined ramp parameters. Up to seven velocity segments can be differentiated for these 8-point ramps:




Figure 12. Typical positioning ramp structures

Following register fields are relevant:

Table 12. Ramper positioning mode parameters

REGISTER FIELD	REGISTER	SHORT EXPLANATION
RAMPER_X_ACTUAL	MCC_RAMPER_X_ACTUAL	Current position of the ramp generator. It used as a
(read only)		target for the position controller when in
		MOTION_MODE = position mode.
		This value is overwritten with PID_POSITION_ACTUAL
		value by a PID_POSITION_ACTUAL write access.
RAMPER_V_ACTUAL (read only)	MCC_RAMPER_V_ACTUAL	Current velocity of the ramp generator. It is used as a target for the velocity controller when in MOTION_MODE = velocity mode, or as feed forward to the velocity controller (Hint: feed forward is independent from the
		motion mode. Disable velocity feedforward when in MOTION_MODE = velocity mode)

analog.com Rev. 0 | 45 of 155

	1	
RAMPER_A_ACTUAL	MCC_RAMPER_A_ACTUAL	Current acceleration used by the ramp generator. It can
(read only)		be fed forward to the torque controller.
RAMPER_X_TARGET	MCC_RAMPER_X_TARGET	Target Position of the Ramp generator. Driving distance
		is determined by difference to X_ACTUAL, as well as
		driving direction (sign (X_TARGET - X_ACTUAL)).
		This value is overwritten with PID_POSITION_ACTUAL
		value by a PID_POSITION_ACTUAL write access.
RAMPER_V_MAX	MCC_RAMPER_V_MAX	Maximum velocity (unsigned)
RAMPER_V_START	MCC_RAMPER_V_START	Initial velocity after motion start or change in driving
		direction (crossing velocity of 0)
RAMPER_V1	MCC_RAMPER_V1	Velocity value at which ramp generator switches
		between RAMPER_A1 and RAMPER_A2 during
		acceleration phase and between RAMPER_D1 and
		RAMPER_D2 during deceleration/soft-stop phase.
RAMPER_V2	MCC_RAMPER_V2	Velocity value at which ramp generator switches
		between RAMPER_A1 and RAMPER_A_MAX during
		acceleration phase and between RAMPER_D1 and
		RAMPER_D_MAX during deceleration/soft-stop phase.
RAMPER_V_STOP	MCC_RAMPER_V_STOP	Velocity value that used when reaching the target or
		before switching direction. In case  RAMPE_V_ACTUAL  is
		below RAMPER_V_STOP, RAMPER_V_ACTUAL is set to 0.
RAMPER_A1	MCC_RAMPER_A1	Acceleration value between V_START and V1
RAMPER_A2	MCC_RAMPER_A2	Acceleration value between V1 and V2
RAMPER_A_MAX	MCC_RAMPER_A_MAX	Acceleration value between V2 and V_MAX
RAMPER_D1	MCC_RAMPER_D1	Deceleration value between V_START and V1
RAMPER_D2	MCC_RAMPER_D2	Deceleration value between V1 and V2
RAMPER_D_MAX	MCC_RAMPER_D_MAX	Deceleration value between V2 and V_MAX
TZERO_WAIT	MCC_RAMPER_TIME_CONFIG	Forces velocity at 0 until timer runs out. Timer set after
		reaching target position, if RAMPER_V_ACTUAL is
		crossing 0 or after a hard stop/soft stop. It delays new
		motion by TZERO_WAIT × 12.8us.
T_VMAX	MCC_RAMPER_TIME_CONFIG	It forces a constant velocity value after reaching
		RAMPER_V_ACTUAL = RAMPER_V_MAX, before starting a
		new de-/acceleration phase, or when the sign of the
		acceleration RAMPER_A_ACTUAL would change.
		It delays any ac-/deceleration phase for T_VMAX × 12.8us.
SHIFT	MCC_RAMPER_ACC_FF	Shift factor for acceleration feed forward. See the next
		row.
GAIN	MCC_RAMPER_ACC_FF	Gain factor for acceleration feed forward: Result of
		(RAMPER_A_ACTUAL × GAIN) >> (SHIFT × 4) is used as
		offset for PIDIN_TORQUE_TARGET.

Early ramp termination happens whenever the steps needed for the constant velocity segment selected through T\_VMAX and the steps needed for the deceleration ramp exceed the overall distance given by RAMPER\_X\_TARGET – RAMPER\_X\_ACTUAL.

This may lead to ramp where not all sections of the EightPoint ramps are executed. See the following examples:

analog.com Rev. 0 | 46 of 155




Figure 13. Adapted positioning ramp examples

On-the-fly changes of RAMPER\_X\_TARGET may lead to early ramp termination due to a reduced distance or an increase of velocity due to an increased distance and the possible execution of a T\_VMAX segment. If the latter is not possible, an additional constant velocity phase is inserted. See the following figure:




Figure 14. Possible on-the-fly changes adaptions during ramp positioning mode

## **RAMP\_MODE: Velocity**

In comparison to position mode, velocity mode utilizes only RAMPER\_A1, RAMPER\_A2, and RAMPER\_A\_MAX register fields for the ramp generation. RAMPER\_D1, RAMPER\_D2, and RAMPER\_D\_MAX are only used in case soft stop is active. RAMPER\_V\_START and RAMPER\_V\_STOP are not used.

Further on, RAMPER\_V\_TARGET defines the target velocity, RAMPER\_V\_MAX is not used in this mode. Thus, T\_VMAX is used in case RAMPER\_V\_TARGET is reached.

analog.com Rev. 0 | 47 of 155




Figure 15. Velocity ramp phases

Following register fields are relevant:

Table 13. Ramp velocity mode parameters

REGISTER FIELD	REGISTER	SHORT EXPLANATION		
RAMPER_X_ACTUAL (read only)	MCC_RAMPER_X_ACTUAL	Current position of the ramp generator. It used as a target for the position controller when in MOTION_MODE = position mode. This value is overwritten with PID_POSITION_ACTUAL value		
		by a PID_POSITION_ACTUAL write access.		
RAMPER_V_ACTUAL (read only)	MCC_RAMPER_V_ACTUAL	Current velocity of the ramp generator. It is used as a target for the velocity controller when in MOTION_MODE = velocity mode, or as feed forward to the velocity controller (Hint: feed forward is independent from the motion mode.  Disable velocity feedforward when in MOTION_MODE = velocity mode)		
RAMPER_A_ACTUAL	MCC_RAMPER_A_ACTUAL	Current acceleration used by the ramp generator. It can be		
(read only)		fed forward to the torque controller.		
RAMPER_V_TARGET	MCC_RAMPER_V_TARGET	Target velocity (signed). Sign sets the target direction.		
RAMPER_V1	MCC_RAMPER_V1	Velocity value at which ramp generator switches between RAMPER_A1 and RAMPER_A2 during ac-/deceleration phase and between RAMPER_D1 and RAMPER_D2 during soft stop phase.		
RAMPER_V2	MCC_RAMPER_V2	Velocity value at which ramp generator switches between RAMPER_A1 and RAMPER_A_MAX during ac-/deceleration phase and between RAMPER_D1 and RAMPER_D_MAX during soft stop phase.		
RAMPER_A1	MCC_RAMPER_A1	Ac-/Deceleration value between 0 and V1		
RAMPER_A2	MCC_RAMPER_A2	Ac-/Deceleration value between V1 and V2		
RAMPER_A_MAX	MCC_RAMPER_A_MAX	Ac-/Deceleration value between V2 and V_MAX		
RAMPER_D1	MCC_RAMPER_D1	Deceleration value between 0 and V1 (soft stop only)		
RAMPER_D2	MCC_RAMPER_D2	Deceleration value between V1 and V2 (soft stop only)		
RAMPER_D_MAX	MCC_RAMPER_D_MAX	Deceleration value between V2 and V_MAX (soft stop only)		

**analog.com** Rev. 0 | 48 of 155

TZERO_WAIT	MCC_RAMPER_TIME_CONFIG	Forces velocity at 0 until timer runs out. Timer is only set after hard stop/soft stop. It delays new motion by TZERO_WAIT × 12.8 us.
T_VMAX	MCC_RAMPER_TIME_CONFIG	It forces a constant velocity value after reaching RAMPER_V_ACTUAL = RAMPER_V_MAX, before starting a new de-/acceleration phase, or when the sign of the acceleration RAMPER_A_ACTUAL would change. It delays any ac-/deceleration phase for T_VMAX × 12.8 us.
SHIFT	MCC_RAMPER_ACC_FF	Shift factor for acceleration feed forward. See the next row.
GAIN	MCC_RAMPER_ACC_FF	Gain factor for acceleration feed forward: Result of (RAMPER_A_ACTUAL × GAIN) >> (SHIFT × 4) is used as offset for PIDIN_TORQUE_TARGET.

On-the-fly changes of RAMPER\_V\_TARGET may also lead to different T\_VMAX phases:




Figure 16. On-the-fly adaptations during ramp velocity mode

## **RAMPER\_PHI\_E** generation

The TMC9660 provides different selectable sources of the rotor position for position measurement (see the SELECTION register field in the MCC\_POSITION\_CONFIG register). One option is the RAMPER\_PHI\_E value (MCC\_RAMPER\_PHI\_E register) that is automatically calculated in the ramper:

RAMPER\_PHI\_E = RAMPER\_X\_ACTUAL × N\_POLE\_PAIRS + RAMPER\_PHI\_OFFSET

RAMPER\_PHI\_E\_OFFSET can be adapted in the MCC\_RAMPER\_PHI\_E\_OFFSET register.

## **Stop and Reference Switch Implications**

Two stop and one home reference switch are supported by the TMC9660. See the GPIO settings for the correct assignment. This reference can be used to latch certain positions and/or to stop the motion ramp. Settings for these features are assigned in the MCC\_RAMPER\_SWITCH\_MODE:

### Table 14. MCC\_RAMP\_SWITCH\_MODE bit fields

analog.com Rev. 0 | 49 of 155

## STOP\_R\_POL, STOP\_L\_POL, and STOP\_H\_POL register fields

- These bit fields define the polarity of the right stop, left stop resp. home reference switches.
- If set to 0, the active polarity of these switches is 1.
- In case it is set to 1, the active polarities are inverted (=0).

## STOP\_R\_ENABLE, STOP\_L\_ENABLE, and STOP\_H\_ENABLE register fields

- These enable bit fields trigger a stop event for the motion ramp in case (in correct order form)
  - o Right reference switch is active and actual velocity value is positive: RAMPER\_V\_ACTUAL > 0
  - o Left reference switch is active and actual velocity value is negative: RAMPER\_V\_ACTUAL < 0
  - Home reference switch is active

### SG\_STOP\_ENABLE register field

- Enables the processing of the
  - o SW\_HARD\_STOP,
  - o STOP\_ON\_POS\_DEVIATION, and STOP\_ON\_VEL\_DEVIATION
- In case one of these stop events have been activated and triggered, ramp motion does not resume until this bit is cleared (by writing a 0 into this bit field)

#### **SW\_HARD\_STOP** register field

Activating this bit automatically emerges a stop event (if SG\_STOP\_ENABLE == 1)

### STOP\_ON\_POS\_DEVIATION and STOP\_ON\_VEL\_DEVIATION register fields

- Trigger a stop event in case
  - The absolute position error of the position controller exceeds MAX\_POS\_DEVIATION resp.
  - o The absolute velocity error of the velocity controller exceeds MAX\_VEL\_DEVIATION
- SG\_STOP\_ENABLE has to be enabled

### **SOFTSTOP\_ENABLE** register field

- If this bit is active, no hard stop (RAMPER\_V\_ACTUAL is set immediately to v=0) is executed in case any stop event has triggered. Instead, a deceleration ramp (incl. all defined phases with RAMPER\_D1, RAMPER\_D2, and RAMPE\_D\_MAX) is executed if a stop event has triggered.

#### LATCH\_R\_ACTIVE, LATCH\_L\_ACTIVE, and LATCH\_H\_ACTIVE register fields

- If one of these bits (or combinations of them) are activated (set to 1), the value of RAMPER\_X\_ACTUAL is automatically written to **RAMPER\_X\_ACTUAL\_LATCH** register field in case the particular reference switch has been activated.
- Concurrently, the PID\_POSITION\_ACTUAL value is written to **POSITION\_ACTUAL\_LATCH** register field (actual feedback position).
- Using this latching feature provides information about spurious stop events at mechanical reference switches.

### LATCH\_R\_INACTIVE, LATCH\_L\_INACTIVE, and LATCH\_H\_INACTIVE register fields

- If one of these bits (or combinations of them) are activated (set to 1), the value of RAMPER\_X\_ACTUAL is automatically written to **RAMPER\_X\_ACTUAL\_LATCH** register field in case the particular reference signals switches from active to inactive polarity level.
- Concurrently, the PID\_POSITION\_ACTUAL value is written to POSITION\_ACTUAL\_LATCH register field.

## **SWAP\_LR** register field

- If active, internal processing of left and right reference switches are interchanged.
- It might be useful to avoid external circuit changes.

analog.com Rev. 0 | 50 of 155

## **Motion Control Status Flags**

The ramp generator provides some status flags to indicate certain ramp conditions, incl. reference switch related flags. While some status flags define a certain ramp state (read-only), some flags mark an event that a certain ramp has occurred. Thus, the flag stays active as long as the state is active and the related bit is not cleared. All of the following status flags with the particular bit position are available in the MCC\_RAMPER\_STATUS register:

Table 15. MCC\_RAMPER\_STATUS bit fields

FLAG NAME	BIT			
(REGISTER FIELD)	POSITION	ACCESS	DESCRIPTION	
STATUS_STOP_L	0	R	Status of left reference switch: 0= inactive, 1= active	
STATUS_STOP_R	1	R	Status of right reference switch: 0= inactive, 1= active	
STATUS_STOP_H	2	R	Status of home reference switch: 0= inactive, 1= active	
STATUS_LATCH_L	3	R/WC	Latching position has been executed by a triggered left	
			reference switch. Write 1 to clear.	
STATUS_LATCH_R	4	R/WC	Latching position has been executed by a triggered right	
			reference switch. Write 1 to clear.	
STATUS_LATCH_H	5	R/WC	Latching position has been executed by a triggered home	
			reference switch. Write 1 to clear.	
EVENT_STOP_L	6	R	Signals an active stop left condition based on an active left stop	
			switch. *, **	
EVENT_STOP_R	7	R	Signals an active stop right condition based on an active right	
			stop switch. *, **	
EVENT_STOP_H	8	R	Signals an active stop home condition based on an active home	
			reference switch. *, **	
EVENT_STOP_SG	9	R/WC	Signals an active stop event, incl. due to velocity and position	
			tracking errors. Writing '1' into this bit field clears the stop	
			condition and the motor may restart motion, unless the motion	
			controller has been stopped. (Flag and interrupt condition is	
		_	cleared upon writing '1'). **	
EVENT_POS_REACHED	10	R/WC	Motion ramp has been stopped and target position has been	
			reached (RAMPER_X_ACTUAL == RAMPER_X_TARGET).	
			Write 1 to clear.	
VELOCITY_REACHED	11	R	Maximum/target velocity is equal to actual velocity value.	
			Positioning mode: RAMPER_V_ACTUAL == RAMPER_V_MAX	
DOCUTION DEACHED	10		Velocity mode: RAMPER_V_ACTUAL= = RAMPER_V_TARGET	
POSITION_REACHED	12	R	Actual velocity is equal to 0 and target position is equal to	
V 7500	12	D	actual position: RAMPER_X_ACTUAL == RAMPER_X_TARGET	
V_ZERO	13	R	Actual velocity value RAMPER_V_ACTUAL is equal to 0.	
T_ZEROWAIT_ACTIVE	14	R	T_ZERO_WAIT phase is active after ramp has been stopped.	
CECOND MOVE	4.5	D/M/C	During this time, motor is in standstill.	
SECOND_MOVE	15	R/WC	, , , , , , , , , , , , , , , , , , , ,	
			opposite direction, e.g., due to on-the-fly target changes.	
CTALL IN VEL EDD	1.0		Write 1 to clear.	
STALL_IN_VEL_ERR	16	R	Ramp has been stopped because maximum velocity deviation	
CTALL IN DOC FDD	17	D	(MAX_VEL_DEVIATION) is exceeded.	
STALL_IN_POS_ERR	17	R	Ramp has been stopped because maximum position deviation	
			(MAX_POS_DEVIATION) is exceeded.	

analog.com Rev. 0 | 51 of 155

### Remarks:

- \* The stop condition and the interrupt condition can be removed by commanding a move to the opposite direction. In case soft\_stop mode is active, the condition remains active until the motor has stopped motion into the direction of the stop switch. Disabling the stop switch or the stop function also clears the flag, but the motor continues its motion.
- \*\* This bit is ORed to the FAULTN output signal which means that the output signal is activated as soon as one of the assigned flags is activated.

analog.com Rev. 0 | 52 of 155

## **STATUS FLAGS**

Several status bits, flags, and events are available throughout the register map. Most of them have been explained in the sections of the particular feature and functions or got an additional section in which the flags have been described, e.g., see ADC\_STATUS Bits, Undervoltage Events, Motion Control Status Flags or Protection Features.

Additionally, register MCC\_STATUS\_FLAGS holds different status flags for the motion control core. Each flag is set when the corresponding condition occurs. To clear a flag, the user must write 1 to the individual bit. The flags POSITION\_TRACKING\_ERROR and VELOCITY\_TRACKING\_ERROR can be configured using the registers MCC\_MAX\_POS\_DEVIATION and MCC\_MAX\_VEL\_DEVIATION accordingly. For more information about the individual status flags check out the corresponding register descriptions.

The FAULT\_STS register hold multiple fault flags for the general status of the TMC9660. Each bit is set and cleared automatically depending on the corresponding condition. The register FAULT\_R\_INT holds the same status flags, but each bit is set when the condition occurs and must be cleared manually by writing 1 to the corresponding field. This way it is possible to check if the condition occurred at some point. The register FAULT\_R\_ENA\_F holds the mask bits for the status flags. If any bit in the mask register is set and the corresponding flag in the FAULT\_R\_INT register is also set, the user can see the output at the FAULTN pin.

analog.com Rev. 0 | 53 of 155

### **RAMDEBUG**

The RamDebug feature is intended for debugging and monitoring the MCC core. It allows the collection of MCC register samples on up to four channels with a sampling rate of up to 25kHz and 4096 samples. The feature offers a trigger system similar to an oscilloscope, which allows triggering on events to capture them. The feature can be accessed using the command number 142 for UART communication, or the block number 31 for SPI communication – see the *Communication interfaces* section. The subcommands for RAMDebug are listed in *Table* 18.

## **Reset and Initialize RAMDebug**

To configure a sample capture, the system first needs to be initialized by using the subcommand 0. After that, the channels can be configured.

## **Set Prescaler and Sample Count**

To configure the sampling frequency and the number of samples, the prescaler and the sample count can be specified. The maximum number of samples available depends on the number of channels to be used. Note that the RAMDebug sample count must be set to the total amount of samples, not the number of samples per channel. The sampling frequency is a value derived from the RAMDebug frequency.

$$f_{sampling} = \frac{f_{RAMDebug}}{value_{downsampling} + 1}$$

The RAMDebug frequency is derived from the PWM frequency. The RAMDebug frequency is limited to 25kHz. If the PWM frequency is set to a frequency higher than 25kHz, RAMDebug automatically prescales the PWM frequency to stay at or below 25kHz.

Table 16. PWM frequency vs. RAMDebug frequency

PWM FREQUENCY	RAMDEBUG FREQUENCY
$100kHz \ge f_{PWM} > 75kHz$	$f_{RAMDebug} = f_{PWM}/4$
$75kHz \ge f_{PWM} > 50kHz$	$f_{RAMDebug} = f_{PWM}/3$
$25kHz \ge f_{PWM} > 25kHz$	$f_{RAMDebug} = f_{PWM}/2$
$25kHz \ge f_{PWM}$	$f_{RAMDebug} = f_{PWM}$

### **Set Number of Pretrigger Samples**

Pretrigger samples allow to observe the channel states slightly before the trigger event. The number of pretrigger samples that is desired can be specified using the subcommand 13. Just like the sample count, the number of pretrigger samples specified is the total amount of samples, not samples per channel.

### **Set Up the Channels**

To set a channel, the RAMDebug state must be idle. To set a channel, the subcommand 4 is used. The index value specifies the channel type, and the command value specifies the channel address.

The channel type to capture a register is 2, and the channel address is the register address in the MCC block.

The channel number is defined by the order in which the channels are written.

analog.com Rev. 0 | 54 of 155

## Set a Trigger and Start the Measurement

The configuration of the trigger channel is identical to a capture channel. Additionally, a mask and shift value can be specified by subcommand 6. The mask and shift are applied to the channel value before checking the trigger. The trigger criterion is specified using type code 7, with the index specifying the trigger type and the value specifying the trigger threshold. Type code 7 starts the measurement.

For the trigger edge detection, the trigger threshold is compared to the captured trigger channel value after applying the mask and shift. If the trigger threshold and the trigger value are equal, it is considered below the threshold. For example, a trigger threshold of 10 detects a rising edge if the value transitions from 10 or less to 11 or more, but a transition from less than 10 to exactly 10 does not trigger a rising edge.

#### **Get Status**

To get the RAMDebug status, subcommand 10 is used. This allows us to check if the system is ready to be triggered, has already triggered, or if the capture is done. For a full list of status codes see the following:

Table 17. List of RAMDebug states

NUMBER	NAME	DESCRIPTION		
0	Idle	RAMDebug is not running and can be configured. Use subcommand 0 to enter this state.		
1	Trigger	RAMDebug is waiting for the trigger event to happen. When updating a value that		
		RAMDebug is triggering on, ensure this state is reached before updating. Once the		
		trigger event occurs, RAMDebug transitions to the Capture state.		
2	Capture	RAMDebug has been triggered and is capturing samples. Once all samples are collected,		
		RAMDebug transitions to the Complete state.		
3	Complete	RAMDebug has finished capturing samples. The data can now be downloaded using		
		subcommand 9.		
4	Pretrigger	RAMDebug is capturing pretrigger samples. Once enough pretrigger samples are		
		collected, RAMDebug transitions to the Trigger state.		

#### **Get Samples**

As soon as the sampling is done (RAMDebug state Complete), samples can be downloaded. The sampled values are requested using subcommand 9. The index value specifies the requested sample. The samples are ordered by acquisition time and channel. For example, for a two-channel capture, index zero would return the first element of channel zero, index 1 the first element of channel one, index 2 the second value of channel zero, etc.

analog.com Rev. 0 | 55 of 155

Table 18. List of RAMDebug subcommands

NUMBER	NAME	INDEX	VALUE	DESCRIPTION
0	Initialize and	-	-	Initialize and reset RAMDebug.
	reset			
1	Set sample	-	Sample count	Sets the number of samples to collect in
	count			total (not per channel)
3	Set prescaler	-	Prescale value	Sets divider for sampling rate. Base
				frequency is divided by value + 1.
4	Set channel	Type:	MCC register	Set what channel to capture.
		0: Disabled	address	A maximum of 4 channels are available.
		2: MCC register		
5	Set trigger	Type:	MCC register	Set the trigger channel.
	channel	0: Disabled	address	
_		2: MCC register		
6	Set trigger	Shift value	Mask value	Set the mask and shift value to be applied
	mask shift	_		to the trigger value.
7	Set trigger	Type:	Trigger	Configure the trigger and start the
	and start	0: No trigger	threshold	measurement.
	measurement	1: Rising edge signed		
		2: Falling edge signed		
		3: Any edge signed		
		4: Rising edge signed 5: Falling edge signed		
		6: Any edge signed		
8	Get state	- Chris cage signed	_	Read out the state of RAMDebug.
	detstate			0: Idle
				1: Trigger
				2: Capture
				3: Complete
				4: Pretrigger
				See Table 17
9	Read sample	Sample number	-	Read out a captured sample
10	Get info	-	Info selection	Read out general RAMDebug information:
				0: Maximum number of channels
				1: Maximum amount of samples
				2: RAMDebug frequency in Hz
				3: Number of Samples already captured
				4: RAMDebug prescaler value on trigger
				event
11	Get channel	Channel number	-	Read out the configured channel type.
	type			
12	Get channel	Channel number	-	Read out the configured channel address.
	address			
13	Set pretrigger	-	Number of	Set the total number of pretrigger
	sample count		samples	samples (not per channel).
14	Get pretrigger	-	-	Read out the total number of pretrigger
	sample count			samples.

**analog.com** Rev. 0 | 56 of 155

## **REGISTER MAP**

The following pages show all the accessible registers of the TMC9660. Note that they are divided into different blocks that need to be addressed as described in the Communication Interfaces section.

## **MCC** Register Overview

Shows all related registers of the MCC block.

ADDRESS & NAME	FIELDS	MSB (TOP LEFT) TO LSB (BOTTO	M RIGHT)		
		ID[31:24]			
0x000	ID[23:16]				
MCC_INFO_CHIP		ID[15:8]			
		ID[7:0]			
		11[15:8]			
0x020		l1[7:0]			
MCC_ADC_I1_I0_RAW		10[15:8]			
		10[7:0]			
		13[15:8]			
0x021		13[7:0]			
MCC_ADC_I3_I2_RAW		12[15:8]			
	12[7:0]				
		U1[15:8]			
0x022		U1[7:0]			
MCC_ADC_U1_U0_ RAW		U0[15:8]			
		U0[7:0]			
		U3[15:8]			
0x023		U3[7:0]			
MCC_ADC_U3_U2_ RAW		U2[15:8]			
NAW		U2[7:0]			
		TEMP[15:8]			
0x024		TEMP[7:0]			
MCC_ADC_TEMP_VM_		VM[15:8]			
RAW		VM[7:0]			

analog.com Rev. 0 | 57 of 155

ADDRESS & NAME	FIELDS MSB (TOP LEFT) TO LSB (BOTTOM RIGHT)				
	AIN1[15:8]				
0x025	AIN1[7:0]				
MCC_ADC_AIN1_AIN0_ RAW		All	NO[15:8]		
_		Al	N0[7:0]		
		All	N3[15:8]		
0x026		Al	N3[7:0]		
MCC_ADC_AIN3_AIN2_ — RAW		All	N2[15:8]		
_		Al	N2[7:0]		
		TRIGGE	R_POS[15:8]		
0x040		TRIGGI	ER_POS[7:0]		
MCC_ADC_I_GEN_ CONFIG		TRIGGEF SELECT		_MODE	
	Y2_SELECT	WY1_SELECT	VX2_SELECT	UX1_SELECT	
	l	SCA	ALE[15:8]		
0x041		SC	ALE[7:0]		
MCC_ADC_I0_CONFIG		OFF	SET[15:8]		
		OFF	SET[7:0]		
		SCA	ALE[15:8]		
0x042		SC.	ALE[7:0]		
MCC_ADC_I1_CONFIG		OFF	SET[15:8]		
		OFF	SET[7:0]		
		SCA	ALE[15:8]		
0x043		SC.	ALE[7:0]		
MCC_ADC_I2_CONFIG	OFFSET[15:8]				
OFFSET[7:0]					
	SCALE[15:8]				
0x044	SCALE[7:0]				
MCC_ADC_I3_CONFIG	OFFSET[15:8]				
OFFSET[7:0]					

**analog.com** Rev. 0 | 58 of 155

ADDRESS & NAME		FIELDS			MSB (To	OP LEFT) TO	LSB (BOTT	OM RIGHT)		
				I1[1	5:8]					
0x045				11[	7:0]					
MCC_ADC_I1_I0_ SCALED				10[1	5:8]					
				10[	7:0]					
0x046				13[1	5:8]					
MCC_ADC_I3_I2_					7:0]					
SCALED					5:8]					
					7:0]					
					[15:8]					
0x047					[7:0]					
MCC_ADC_IWY_IUX		IUX[15:8] IUX[7:0]								
			T	TUX	[/:U]	T	T			
0x048										
MCC_ADC_IV				1\/[1	15:8]					
M00_AD0_IV					7:0]					
			TEMP_			AIN2 DONE	AIN1 DONE	AIN0_DONE		
			DONE	5 5.1.2	7 10_2 0 112			/ to_5 5 . t =		
0x049	U3_DONE	U2_DONE	U1_DONE	U0_DONE	I3_DONE	I2_DONE	I1_DONE	I0_DONE		
MCC_ADC_STATUS			TEMP_ CLIPPED	VM_ CLIPPED	AIN3_ CLIPPED	AIN2_ CLIPPED	AIN1_ CLIPPED	AIN0_ CLIPPED		
	U3_ CLIPPED	U2_ CLIPPED	U1_ CLIPPED	U0_ CLIPPED	I3_CLIPPED	I2_CLIPPED	I1_CLIPPED	I0_CLIPPED		
0x060							TY	PΕ		
MCC_MOTOR_CONFIG										
				N	_POLE_PAIF	RS				
0x061										
MCC_MOTION_CONFIG		DIAMAGE	DAME	DAME		110715	L MCDE			
	FEEDFO	PKWARD	RAMP_ MODE	RAMP_ ENABLE		MOTION	N_MODE			

analog.com Rev. 0 59 of 155

ADDRESS & NAME		FIELDS			MSB (TO	OP LEFT) TO	D LSB (BOTT	OM RIGHT)
0x062								
MCC_PHI_E_								
SELECTION						PHI F SI	ELECTION	
0x063								
MCC_PHI_E				PHI_E	[ [15:8]			
		 PHI_E[7:0]						
			D	UTY_CYCLE	_OFFSET[15	:8]		
			D	UTY_CYCLE	OFFSET[7:	0]		
0x080	EXT_	EXT_	EXT_	EXT_	ENABLE_Y2		ENABLE_	ENABLE_
MCC_PWM_CONFIG	ENABLE_Y2	WY1	ENABLE_ VX2	ENABLE_ UX1		WY1	VX2	UX1
	Y2_HS	S_SRC	SV_N	MODE			CHOP	
0x081								
MCC_PWM_MAXCNT			l	PWM_MAX	XCNT[15:8]		1	
				PWM_MA	XCNT[7:0]			
0x083								
MCC_PWM_SWITCH_								
LIMIT					H_LIMIT[15:8			
					CH_LIMIT[7:0]			
0x0A0				_	E[15:8]			
MCC_ABN_PHI_E_PHI_					E[7:0] //[15:8]			
М				_	M[7:0]			
					[]			
0x0A1				DIRECTION				CLN
MCC_ABN_MODE			DISABLE_	CLEAR_	COMBINED	N_POL	B_POL	A_POL
			FILTER	COUNT_ ON_N	_N			

analog.com Rev. 0 | 60 of 155

ADDRESS & NAME	FIELDS		MSB (TOP LE	FT) TO LSB (BOTT	OM RIGHT)			
0x0A2		ABN_CP	R[23:16]	·				
MCC_ABN_CPR		ABN_CF						
	ABN_CPR[7:0]							
		ABN_CPR_	_INV[31:24]					
0x0A3		ABN_CPR_	_INV[23:16]					
MCC_ABN_CPR_INV		ABN_CPR	_INV[15:8]					
		ABN_CPR	R_INV[7:0]					
0x0A4		ABN_COU						
MCC_ABN_COUNT		ABN_COL						
		ABN_CO	UNT[7:0]					
0x0A5	ABN_COUNT_N[23:16]							
MCC_ABN_COUNT_N	ABN_COUNT_N[15:8]							
		ABN_COU	NT_N[7:0]					
0x0A6								
MCC_ABN_PHI_E_								
OFFSET		ABN_PHI_E_0						
		ABN_PHI_E_	PHI_E_OFFSET[7:0]					
0x0C0								
MCC_HALL_MODE		FILT	ΓER					
	ORD	DER		EXTRAPOL ATION	POLARITY			
0x0C1								
MCC_HALL_DPHI_MAX		HALL_DPHI	_MAX[15:8]					
 		HALL_DPH	II_MAX[7:0]					
	Τυπες_ΒΙΤΙΙ_ΙΝΙΟΝ[7.0]							

analog.com Rev. 0 61 of 155

ADDRESS & NAME	FIELDS		MSB (TOP LE	FT) TO LSB (BOT	TOM RIGHT)				
0x0C2									
MCC_HALL_PHI_E_									
OFFSET	HALL_PHI_E_OFFSET[15:8]								
		HALL_PHI_E	_OFFSET[7:0]						
0x0C3									
MCC_HALL_COUNT	HALL_COUNT[15:8]								
	HALL_COUNT[7:0]								
0x0C4		PHI_E_EXTRA	POLATED[15:8]						
MCC_HALL_PHI_E_		PHI_E_EXTRA	APOLATED[7:0]						
EXTRAPOLATED_PHI_		PHI_E	E[15:8]						
		PHI_	E[7:0]						
	POSITION_060[15:8]								
0x0C5		POSITIO	N_060[7:0]						
MCC_HALL_POSITION_ 060_POSITION_000		POSITION	N_000[15:8]						
		POSITIO	N_000[7:0]						
		POSITION	N_180[15:8]						
0x0C6		POSITIO	N_180[7:0]						
MCC_HALL_POSITION_ 180_POSITION_120	POSITION_120[15:8]								
	POSITION_120[7:0]								
		POSITION	N_300[15:8]						
0x0C7		POSITIO	N_300[7:0]						
MCC_HALL_POSITION_ 300_POSITION_240		POSITION	N_240[15:8]						
	POSITION_240[7:0]								
0x0E0		BIQUAD_V	'_A_1[23:16]						
MCC_BIQUAD_V_A_1		BIQUAD_\	/_A_1[15:8]						
	BIQUAD_V_A_1[7:0]								
0x0E1		BIQUAD_V	'_A_2[23:16]						
MCC_BIQUAD_V_A_2	BIQUAD_V_A_2[15:8]								
	BIQUAD_V_A_2[7:0]								

**analog.com** Rev. 0 | 62 of 155

ADDRESS & NAME	FIELDS		MSB (TOP LE	FT) TO LSB (BC	OTTOM RIGHT)			
0x0E2	·	BIQUAD_V	_B_0[23:16]	<u> </u>	<u>.</u>			
MCC_BIQUAD_V_B_0		BIQUAD_V	/_B_0[15:8]					
		BIQUAD_\	V_B_0[7:0]					
0x0E3			_B_1[23:16]					
MCC_BIQUAD_V_B_1		BIQUAD_V	/_B_1[15:8]					
		BIQUAD_\	BIQUAD_V_B_1[7:0]					
0x0E4			_B_2[23:16]					
MCC_BIQUAD_V_B_2	BIQUAD_V_B_2[15:8]							
	BIQUAD_V_B_2[7:0]							
0x0E5								
MCC_BIQUAD_V_ ENABLE								
					BIQUAD_V_ ENABLE			
0x0E6			_A_1[23:16]					
MCC_BIQUAD_T_A_1			_A_1[15:8]					
		BIQUAD_	T_A_1[7:0]	,				
0x0E7			_A_2[23:16]					
MCC_BIQUAD_T_A_2			_A_2[15:8]					
		BIQUAD_	T_A_2[7:0]	,				
		DIOLIA D. T	D 0100 403					
0x0E8	BIQUAD_T_B_0[23:16]							
MCC_BIQUAD_T_B_0	BIQUAD_T_B_0[15:8]							
		BIQUAD_	T_B_0[7:0]					

analog.com Rev. 0 | 63 of 155

ADDRESS & NAME	FIELDS		MSB (TO	P LEFT) TO LSB (BO)	TTOM RIGHT)				
0x0E9		BIQUAD_T_E							
MCC_BIQUAD_T_B_1		BIQUAD_T_							
		BIQUAD_T_	_B_1[7:0]						
0x0EA		BIQUAD_T_E							
MCC_BIQUAD_T_B_2		BIQUAD_T_							
	, ,	BIQUAD_T_	_B_2[7:0]	1					
0.050									
0x0EB									
MCC_BIQUAD_T_ ENABLE					BIQUAD_T_				
					ENABLE				
0x100									
MCC_VELOCITY_	MOVING_AVR	G_FILTER_SAMPLES		METER_TYPE	METER_ SYNC_				
CONFIG					PULSE				
		SELEC	TION						
0x101									
MCC_VELOCITY_									
SCALING		VELOCITY_SC							
		VELOCITY_SO		44.01					
0x102		V_MIN_POS	POS_DEV[	14.0]					
MCC_V_MIN_POS_ DEV_TIME_COUNTER_		V_MIN_POS		21					
LIMIT		TIME_COUNTE							
		_	_DEVIATIO	_					
0x103		MAX_VEL_DEVI							
MCC_MAX_VEL_		MAX_VEL_DEVI	_						
DEVIATION			-	-					
		MAX_VEL_DEVIATION[7:0]							

**analog.com** Rev. 0 | 64 of 155

ADDRESS & NAME		FIELDS			MSB (To	OP LEFT) TO	LSB (BOTT	OM RIGHT)
0x120								
MCC_POSITION_								
CONFIG								
				SELE	CTION			
				MAX_PC	S_DEVIATION	DN[30:24]		
0x121		<u>I</u>	M	AX_POS_DE	VIATION[23:	16]		
MCC_MAX_POS_ DEVIATION		MAX_POS_DEVIATION[15:8]						
			N	MAX_POS_DI	EVIATION[7:0	D]		
0.440							STALL_IN_ POS_ERR	STALL_IN_ VEL_ERR
0x140	SECOND	Т	V_ZERO	POSITION	VELOCITY	EVENT	EVENT	EVENT
MCC_RAMPER_ STATUS	MOVE	ZEROWAIT _ACTIVE		REACHED	REACHED	POS_ REACHED	STOP_SG	STOP_H
	EVENT_ STOP_R	EVENT_ STOP_L	STATUS_ LATCH_H	STATUS_ LATCH_R	STATUS_ LATCH_L	STATUS_ STOP_H	STATUS_ STOP_R	STATUS_ STOP_L
0x141				RAI	MPER_A1[22	::16]		
MCC_RAMPER_A1				RAMPER	:_A1[15:8]			
				RAMPER	R_A1[7:0]			
0x142				RAI	MPER_A2[22	::16]		
MCC_RAMPER_A2				RAMPER	A2[15:8]			
				RAMPER	R_A2[7:0]			
0x143					PER_A_MAX[	22:16]		
MCC_RAMPER_A_MAX				RAMPER_A	A_MAX[15:8]			
				RAMPER_/	A_MAX[7:0]			
0x144					MPER_D1[22	±:16]		
MCC_RAMPER_D1				RAMPER	_D1[15:8]			
				RAMPER	R_D1[7:0]			

**analog.com** Rev. 0 | 65 of 155

ADDRESS & NAME	FIELDS		MSB (T	OP LEFT) TO	D LSB (BOTT	OM RIGHT)		
0x145			MPER_D2[22	2:16]				
MCC_RAMPER_D2			_D2[15:8]					
		RAMPER	R_D2[7:0]			I		
0x146		RAME	PER D MAY	122:161				
MCC_RAMPER_D_MAX	RAMPER_D_MAX[22:16]  RAMPER D MAX[15:8]							
			D_MAX[7:0]					
		10 1111 21 (_1	5_1111 0 ([1.0]					
0x147		RAMPE	ER_V_STAR	T[22:16]				
MCC_RAMPER_V_	RAMPER_V_START[15:8]							
SIARI	RAMPER_V_START[7:0]							
				RA	MPER_V1[26	5:24]		
0x148		RAMPER_	_V1[23:16]					
MCC_RAMPER_V1		RAMPER	_V1[15:8]					
		RAMPER	R_V1[7:0]					
				RA	MPER_V2[26	5:24]		
0x149	RAMPER_V2[23:16]							
MCC_RAMPER_V2	RAMPER_V2[15:8]							
		RAMPER	R_V2[7:0]	_				
0x14A								
MCC_RAMPER_V_			ER_V_STOF					
STOP		RAMPER_V						
		RAMPER_V	/_STOP[7:0]		PER_V_MAX	206-041		
0x14B		RAMPER_V	MAY[23:16]		PER_V_IVIAN			
MCC_RAMPER_V_MAX		RAMPER_V						
			V_MAX[7:0]					
				RAMPER V 1	TARGET[27:2	4]		
0x14C		RAMPER_V_T			•	-		
MCC_RAMPER_V_ TARGET	RAMPER_V_TARGET[15:8]							
IARGEI	RAMPER_V_TARGET[7:0]							

**analog.com** Rev. 0 | 66 of 155

ADDRESS & NAME		FIELDS			MSB (To	OP LEFT) TO	LSB (BOTT	OM RIGHT)	
0x14D MCC_RAMPER_					OVERWRIT E	VEL_	STOP_ON_ POS_ DEVIATION	STOP	
SWITCH_MODE	SOFTSTOP _ENABLE	SG_STOP_ ENABLE		LATCH_H_ INACTIVE	LATCH_H_ ACTIVE	LATCH_R_ INACTIVE	LATCH_R_ ACTIVE	LATCH_L_ INACTIVE	
	LATCH_L_ ACTIVE	SWAP_LR	STOP_H_ POL	STOP_R_ POL	STOP_L_ POL	STOP_H_ ENABLE	STOP_R_ ENABLE	STOP_L_ ENABLE	
0x14E				_	X[15:8]				
MCC_RAMPER_TIME_				_	AX[7:0]				
CONFIG		T_ZEROWAIT[15:8]  T_ZEROWAIT[7:0]							
=									
0x14F  MCC_RAMPER_A_		RAMPER_A_ACTUAL[23:16]							
ACTUAL		RAMPER_A_ACTUAL[15:8]							
		RAMPER_A_ACTUAL[7:0]  RAMPER X ACTUAL[31:24]							
0x150					ACTUAL[31:2	-			
MCC_RAMPER_X_ ACTUAL					ACTUAL[15:8				
ACTUAL				RAMPER_X_	ACTUAL[7:0	]			
					R	AMPER_V_A	ACTUAL[27:2	4]	
0x151 MCC_RAMPER_V_			R	AMPER_V_A	ACTUAL[23:1	6]			
ACTUAL					ACTUAL[15:8				
					ACTUAL[7:0	-			
0x152					ARGET[31:2 ARGET[23:1				
MCC_RAMPER_X_					TARGET[15:8				
TARGET	RAMPER_X_TARGET[7:0]								
0x153									
MCC_RAMPER_PHI_E					PHI_E[15:8]				
				KAIVIPEK_	PHI_E[7:0]				

analog.com Rev. 0 | 67 of 155

ADDRESS & NAME	FIELDS			MSB (TO	OP LEFT) TO	LSB (BOTT	OM RIGHT)		
0x154									
MCC_RAMPER_PHI_E_									
OFFSET				E_OFFSET[1					
		RAIV	IPEK_PHI_	_E_OFFSET[7	/:U]	T			
0x155						CHIET			
MCC_RAMPER_ACC_		GAIN[15:8]							
FF				N[7:0]					
		RAMPE		UAL_LATCH[	31.241				
0x156				UAL LATCH[	-				
MCC_RAMPER_X_				UAL_LATCH	-				
ACTUAL_LATCH				TUAL_LATCH	-				
		POSITION_ACTUAL_LATCH[31:24]							
0x157		POSITION_ACTUAL_LATCH[23:16]							
MCC_POSITION_ ACTUAL_LATCH		POSIT	TION_ACT	UAL_LATCH[	15:8]				
AGTORE_EATON		POSI	TION_ACT	UAL_LATCH[	[7:0]				
		PF	RBS_AMPL	ITUDE[31:24	]				
0x160		PF	RBS_AMPL	_ITUDE[23:16	]				
MCC_PRBS_ AMPLITUDE		Р	RBS_AMP	LITUDE[15:8]					
		F	PRBS_AMF	PLITUDE[7:0]					
0.404									
0x161  MCC_PRBS_DOWN_									
SAMPLING_RATIO									
		PRBS <sub>.</sub>	_DOWN_S	AMPLING_R	ATIO				
				VEL_SMPL					
0x180	)/El	20415		POS_SMPL					
MCC_PID_CONFIG		SCALE	NODM D	POSITION_NORM_I POSITION_NORM_P					
	VELOCITY_NORM_I	VELOCITY_	NOKM_P	CURRENT_ NORM_I	CURRENT_ NORM_P		KEEP_ POS_ TARGET		

**analog.com** Rev. 0 | 68 of 155

ADDRESS & NAME	FIELDS		MSB (T	OP LEFT) TO	O LSB (BOTT	OM RIGHT)			
		P[1	5:8]						
0x181		P[	7:0]						
MCC_PID_FLUX_ COEFF		I[1	5:8]						
	I[7:0]								
		P[1	5:8]						
0x182		P[	7:0]						
MCC_PID_TORQUE_ COEFF		I[15:8]							
		1[7	7:0]						
		P[1	5:8]						
0x183		P[	7:0]						
MCC_PID_ FIELDWEAK_COEFF		I[1	5:8]						
	I[7:0]								
0x184									
MCC_PID_U_S_MAX		U_S_M	AX[15:8]	·L					
		U_S_M	IAX[7:0]						
	P[15:8]								
0x185		P[	7:0]						
MCC_PID_VELOCITY_ COEFF	I[15:8]								
	I[7:0]								
		P[1	5:8]						
0x186		P[	7:0]						
MCC_PID_POSITION_ COEFF		I[1	5:8]						
	I[7:0]								
		PID_POSIT	ION_TOLER	ANCE[30:24]					
0x187	Р	ID_POSITION_T	OLERANCE[	[23:16]					
MCC_PID_POSITION_ TOLERANCE	F	PID_POSITION_TOLERANCE[15:8]							
	PID_POSITION_TOLERANCE[7:0]								
0.400									
0x188									
MCC_PID_POSITION_ TOLERANCE_DELAY	PID_POSITION_TOLERANCE_DELAY[15:8]								
	PID_	POSITION_TOL	ERANCE_DE	ELAY[7:0]					

**analog.com** Rev. 0 | 69 of 155

ADDRESS & NAME	FIELDS		MSB (TOP LEF	T) TO LSB (BOTTOM F	RIGHT)		
0x189							
MCC_PID_UQ_UD_							
LIMITS			_LIMITS[15:8]				
			D_LIMITS[7:0]				
0x18A		_	ORQUE_LIMIT[14:8]				
MCC_PID_TORQUE_		_	JE_LIMIT[7:0]				
FLUX_LIMITS			FLUX_LIMIT[14:8]				
		_	C_LIMIT[7:0]	42			
0x18B			LOCITY_LIMIT[30:2	4] 			
MCC_PID_VELOCITY_		_	Y_LIMIT[23:16]				
LIMIT			TY_LIMIT[15:8]				
		_	TY_LIMIT[7:0]				
0x18C			LIMIT_LOW[31:24]				
MCC_PID_POSITION_			LIMIT_LOW[23:16]				
LIMIT_LOW	PID_POSITION_LIMIT_LOW[15:8]						
	PID_POSITION_LIMIT_LOW[7:0]  PID_POSITION_LIMIT_HIGH[31:24]						
0x18D							
MCC_PID_POSITION_			_IMIT_HIGH[23:16]				
LIMIT_HIGH			LIMIT_HIGH[15:8]				
			_LIMIT_HIGH[7:0]				
0x18E			_TARGET[15:8]				
MCC_PID_TORQUE_			_TARGET[7:0]				
FLUX_TARGET			TARGET[15:8]				
			TARGET[7:0]				
0x18F			_OFFSET[15:8]				
MCC_PID_TORQUE_			_OFFSET[7:0]				
FLUX_OFFSET			OFFSET[15:8]				
			OFFSET[7:0]				
0x190			_TARGET[31:24]				
MCC_PID_VELOCITY_			_TARGET[23:16]				
TARGET			/_TARGET[15:8]				
		PID_VELOCIT	Y_TARGET[7:0]				

**analog.com** Rev. 0 | 70 of 155

ADDRESS & NAME	FIELDS		MSB (TOP	LEFT) TO	LSB (BOTT	OM RIGHT)
	PID_VELOCITY_OFFSET[31:24]					
0x191	PID_VELOCITY_OFFSET[23:16]					
MCC_PID_VELOCITY_ OFFSET	PID_VELOCITY_OFFSET[15:8]					
	PID_VELOCITY_OFFSET[7:0]					
	PID_POSITION_TARGET[31:24]					
0x192	PID_POSITION_TARGET[23:16]					
MCC_PID_POSITION_ TARGET	PID_POSITION_TARGET[15:8]					
	PID_POSITION_TARGET[7:0]					
	PID_TORQUE_ACTUAL[15:8]					
0x193	PID_TORQUE_ACTUAL[7:0]					
MCC_PID_TORQUE_ FLUX_ACTUAL	PID_FLUX_ACTUAL[15:8]					
_	PID_FLUX_ACTUAL[7:0]					
	PID_VELOCITY_ACTUAL[31:24]					
0x194	PID_VELOCITY_ACTUAL[23:16]					
MCC_PID_VELOCITY_ ACTUAL	PID_VELOCITY_ACTUAL[15:8]					
	PID_VELOCITY_ACTUAL[7:0]					
	PID_POSITION_ACTUAL[31:24]					
0x195	PID_POSITION_ACTUAL[23:16]					
MCC_PID_POSITION_ ACTUAL	PID_POSITION_ACTUAL[15:8]					
	PID_POSITION_ACTUAL[7:0]					
	PID_POSITION_ACTUAL_OFFSET[31:24]					
0x196	PID_POSITION_ACTUAL_OFFSET[23:16]					
MCC_PID_POSITION_ ACTUAL_OFFSET	PID_POSITION_ACTUAL_OFFSET[15:8]					
	PID_POSITION_ACTUAL_OFFSET[7:0]					
0x197						
MCC_PID_TORQUE_ ERROR	PID_TORQUE_ERROR[15:8]					
	PID_TORQUE_ERROR[7:0]					
0x198						
MCC_PID_FLUX_ ERROR	PID_FLUX_ERROR[15:8]					
	PID_FLUX_ERROR[7:0]					

analog.com Rev. 0 71 of 155

ADDRESS & NAME	FIELDS MSB (TOP LEFT) TO LSB (BOTTOM RIGHT)				
	PID_VELOCITY_ERROR[31:24]				
0x199	PID_VELOCITY_ERROR[23:16]				
MCC_PID_VELOCITY_ ERROR	PID_VELOCITY_ERROR[15:8]				
	PID_VELOCITY_ERROR[7:0]				
	PID_POSITION_ERROR[31:24]				
0x19A  MCC_PID_POSITION_ ERROR	PID_POSITION_ERROR[23:16]				
	PID_POSITION_ERROR[15:8]				
	PID_POSITION_ERROR[7:0]				
	PID_TORQUE_INTEGRATOR[31:24]				
0x19B	PID_TORQUE_INTEGRATOR[23:16]				
MCC_PID_TORQUE_ INTEGRATOR	PID_TORQUE_INTEGRATOR[15:8]				
	PID_TORQUE_INTEGRATOR[7:0]				
	PID_FLUX_INTEGRATOR[31:24]				
0x19C	PID_FLUX_INTEGRATOR[23:16]				
MCC_PID_FLUX_ INTEGRATOR	PID_FLUX_INTEGRATOR[15:8]				
	PID_FLUX_INTEGRATOR[7:0]				
	PID_VELOCITY_INTEGRATOR[31:24]				
0x19D ————————————————————————————————————	PID_VELOCITY_INTEGRATOR[23:16]				
	PID_VELOCITY_INTEGRATOR[15:8]				
	PID_VELOCITY_INTEGRATOR[7:0]				
	PID_POSITION_INTEGRATOR[31:24]				
0x19E	PID_POSITION_INTEGRATOR[23:16]				
MCC_PID_POSITION_ INTEGRATOR	PID_POSITION_INTEGRATOR[15:8]				
	PID_POSITION_INTEGRATOR[7:0]				
	PIDIN_TORQUE_TARGET[15:8]				
0x1A0	PIDIN_TORQUE_TARGET[7:0]				
MCC_PIDIN_TORQUE_ FLUX_TARGET	PIDIN_FLUX_TARGET[15:8]				
	PIDIN_FLUX_TARGET[7:0]				
	PIDIN_VELOCITY_TARGET[31:24]				
0x1A1	PIDIN_VELOCITY_TARGET[23:16]				
MCC_PIDIN_ VELOCITY_TARGET	PIDIN_VELOCITY_TARGET[15:8]				
_	PIDIN_VELOCITY_TARGET[7:0]				

analog.com Rev. 0 72 of 155

FIELDS MSB (TOP LEFT) TO LSB (BOTTOM RIGHT)						
PIDIN_POSITION_TARGET[31:24]						
PIDIN_POSITION_TARGET[23:16]						
PIDIN_POSITION_TARGET[15:8]						
PIDIN_POSITION_TARGET[7:0]						
PIDIN_TORQUE_TARGET_LIMITED[15:8]						
PIDIN_TORQUE_TARGET_LIMITED[7:0]						
PIDIN_FLUX_TARGET_LIMITED[15:8]						
PIDIN_FLUX_TARGET_LIMITED[7:0]						
PIDIN_VELOCITY_TARGET_LIMITED[31:24]						
PIDIN_VELOCITY_TARGET_LIMITED[23:16]						
PIDIN_VELOCITY_TARGET_LIMITED[15:8]						
PIDIN_VELOCITY_TARGET_LIMITED[7:0]						
PIDIN_POSITION_TARGET_LIMITED[31:24]						
PIDIN_POSITION_TARGET_LIMITED[23:16]						
PIDIN_POSITION_TARGET_LIMITED[15:8]						
PIDIN_POSITION_TARGET_LIMITED[7:0]						
IBETA[15:8]						
IBETA[7:0]						
IALPHA[15:8]						
IALPHA[7:0]						
IQ[15:8]						
IQ[7:0]						
ID[15:8]						
ID[7:0]						
UQ[15:8]						
UQ[7:0]						
UD[15:8]						
UD[7:0]						
UQ[15:8]						
UQ[7:0]						
UD[15:8]						
UD[7:0]						

analog.com Rev. 0 73 of 155

ADDRESS & NAME	FIELDS		MSB (1	OP LEFT)	TO LSB (BOT	TOM RIGHT)			
		UBETA[15:8]							
0x1AA	UBETA[7:0]								
MCC_FOC_UBETA_ UALPHA		UALPH	HA[15:8]						
		UALP	HA[7:0]						
	UWY[15:8]								
0x1AB	UWY[7:0]								
MCC_FOC_UWY_UUX	UUX[15:8]								
		UUX	<b>(</b> [7:0]						
0x1AC									
MCC_FOC_UV		UV[	15:8]	- 1	1	1			
		UV	[7:0]						
		VX2	[15:8]						
0x1AD		VX2	2[7:0]						
MCC_PWM_VX2_UX1	UX1[15:8]								
UX1[7:0]									
	Y2[15:8]								
0x1AE		Y2	[7:0]						
MCC_PWM_Y2_WY1		WY1	[15:8]						
		WY.	1[7:0]						
		VELOCITY	_FRQ[31:24]						
0x1AF		VELOCITY	_FRQ[23:16]						
MCC_VELOCITY_FRQ		VELOCITY	_FRQ[15:8]						
		VELOCIT	Y_FRQ[7:0]						
		VELOCITY	_PER[31:24]						
0x1B0	VELOCITY_PER[23:16]								
MCC_VELOCITY_PER	VELOCITY_PER[15:8]								
		VELOCIT	Y_PER[7:0]						
0.400		U_S_ACT	TUAL[15:8]						
0x1C0		U_S_AC	TUAL[7:0]						
MCC_U_S_ACTUAL_I_ S_ACTUAL		I_S_ACT	UAL[15:8]						
		I_S_AC	ΓUAL[7:0]						

analog.com Rev. 0 74 of 155

ADDRESS & NAME		FIELDS			MSB (TO	OP LEFT) TO	LSB (BOTT	OM RIGHT)
		P_MOTOR[31:24]						
0x1C1		P_MOTOR[23:16]						
MCC_P_MOTOR				P_MOT	OR[15:8]			
				P_MOT	OR[7:0]			
0x1C2		HALL_W_ FILT	HALL_V_ FILT	HALL_U_ FILT				
MCC_INPUTS_RAW	ENI			REF SW R		HALL W	HALL V	HALL U
						ENC_N	ENC_B	ENC_A
						_	_	_
0x1C3								
MCC_OUTPUTS_RAW								
WICC_OUTFUTS_RAVV	PWM_Y2_H	PWM_Y2_L	PWM_WY1_	PWM_WY1_	PWM_VX2_	PWM_VX2_	PWM_UX1_	PWM_UX1_
			Н	L	Н	L	Н	L
	ENI			ENC_N		ADC_I_ CLIPPED		
	POSITION_ REACHED	REF_SW_H	REF_SW_R	REF_SW_L			SHORT	
0x1C4 MCC_STATUS_FLAGS			VELOCITY_ TRACKING_ ERROR		HALL_ ERROR		PWM_ SWITCH_ LIMIT_ ACTIVE	IPARK_ VOLTLIM_ LIMIT_U
	PID_IQ_ OUTPUT_ LIMIT	PID_IQ_ TARGET_ LIMIT	PID_ID_ OUTPUT_ LIMIT	PID_ID_ TARGET_ LIMIT	PID_V_ OUTPUT_ LIMIT	PID_V_ TARGET_ LIMIT	PID_X_ OUTPUT_ LIMIT	PID_X_ TARGET_ LIMIT
				HS_AS_LS_ Y2			BIAS_EN	CHARGEPU MP_EN
0x1E3								
MCC_GDRV_HW					BST_SW_ CP_EN	В	ST_ILIM_MA	Х
	VS_UVLO_ CMP_EN	VDRV_ UVLO_ CMP_EN	HS_OCP_ CMP_EN	LS_OCP_ CMP_EN	BRIDGE_ ENABLE_Y2	BRIDGE_ ENABLE_W	BRIDGE_ ENABLE_V	BRIDGE_ ENABLE_U

analog.com Rev. 0 75 of 155

ADDRESS & NAME		FIELDS			MSB (TO	OP LEFT) TO	D LSB (BOTT	OM RIGHT)	
0x1E4 MCC_GDRV_CFG		VS_UV	LO_LVL				ADAPTIVE_ MODE_Y2	ADAPTIVE_ MODE_ UVW	
WICC_GDRV_CFG		IGATE_SC	OURCE_Y2			IGATE_	SINK_Y2		
		IGATE_SOL	JRCE_UVW			IGATE_S	SINK_UVW		
				T_DRIVE_S	_				
0x1E9				T_DRIVE_	_				
MCC_GDRV_TIMING				T_DRIVE_SC		l			
				T_DRIVE_S	_				
				BBM_	_				
0x1EA		BBM_L_Y2							
MCC_GDRV_BBM		BBM_H_UVW							
0x1EB				PWM_ON_ SHORT					
MCC_GDRV_PROT	HS_RET	RIES_Y2	LS_RET	RIES_Y2	HS_RETR	RIES_UVW	LS_RETF	RIES_UVW	
			VGS_BLA	NKING_Y2		VG	S_DEGLITCH	I_Y2	
			VGS_BLAN	IKING_UVW		VGS	_DEGLITCH_	_UVW	
							HRES_UVW		
0x1EC		HS_OC	P_BLANKIN	G_UVW		_	CP_DEGLITC	H_UVW	
MCC_GDRV_OCP_UVW	LS_OCP_ USE_VDS_ UVW					LS_OCP_T	HRES_UVW		
		LS_OCP_BLANKING_UVW				LS_OC	P_DEGLITC	H_UVW	
						HS_OCP_	THRES_Y2		
0x1ED	HS_OCP_BLANKING_Y2				HS_OCP_DEGLITCH_Y2			CH_Y2	
MCC_GDRV_OCP_Y2	LS_OCP_ USE_VDS_ Y2					LS_OCP_	THRES_Y2		
		LS_O	CP_BLANKII	NG_Y2		LS_O	CP_DEGLIT	CH_Y2	

**analog.com** Rev. 0 | 76 of 155

ADDRESS & NAME		FIELDS			MSB (TO	OP LEFT) TO	LSB (BOTT	OM RIGHT)
	VS_UVLO_ PROT		VDRV_ UVLO_ PROT		HS_VGS_ ON_ SHORT_ PROT_Y2	HS_VGS_ ON_ SHORT_ PROT_W	HS_VGS_ ON_ SHORT_ PROT_V	HS_VGS_ ON_ SHORT_ PROT_U
0x1EE	HS_VGS_ OFF_ SHORT_ PROT_Y2	HS_VGS_ OFF_ SHORT_ PROT_W	HS_VGS_ OFF_ SHORT_ PROT_V	HS_VGS_ OFF_ SHORT_ PROT_U	HS_ SHORT_ PROT_Y2	HS_ SHORT_ PROT_W	HS_ SHORT_ PROT_V	HS_ SHORT_ PROT_U
MCC_GDRV_PROT_EN	BST_UVLO_ PROT_Y2	BST_ UVLO_ PROT_W	BST_ UVLO_ PROT_V	BST_ UVLO_ PROT_U	LS_VGS_ ON_ SHORT_ PROT_Y2	LS_VGS_ ON_ SHORT_ PROT_W	LS_VGS_ ON_ SHORT_ PROT_V	LS_VGS_ ON_ SHORT_ PROT_U
	LS_VGS_ OFF_ SHORT_ PROT_Y2	LS_VGS_ OFF_ SHORT_ PROT_W	LS_VGS_ OFF_ SHORT_ PROT_V	LS_VGS_ OFF_ SHORT_ PROT_U	LS_ SHORT_ PROT_Y2	LS_ SHORT_ PROT_W	LS_ SHORT_ PROT_V	LS_ SHORT_ PROT_U
	VS_UVLO_ EN	VDRV_ UVLWRN_ EN	VDRV_ UVLO_EN		HS_VGS_ ON_ SHORT_ EN_Y2	HS_VGS_ ON_ SHORT_ EN_W	HS_VGS_ ON_ SHORT_ EN_V	HS_VGS_ ON_ SHORT_ EN_U
0x1EF	HS_VGS_ OFF_ SHORT_ EN_Y2	HS_VGS_ OFF_ SHORT_ EN_W	HS_VGS_ OFF_ SHORT_ EN_V	HS_VGS_ OFF_ SHORT_ EN_U	HS_ SHORT_ EN_Y2	HS_ SHORT_ EN_W	HS_ SHORT_ EN_V	HS_ SHORT_ EN_U
MCC_GDRV_STATUS_ EN	BST_UVLO_ EN_Y2	BST_ UVLO_EN_ W	BST_ UVLO_EN_ V	BST_ UVLO_EN_ U	LS_VGS_ ON_ SHORT_ EN_Y2	LS_VGS_ ON_ SHORT_ EN_W	LS_VGS_ ON_ SHORT_ EN_V	LS_VGS_ ON_ SHORT_ EN_U
	LS_VGS_ OFF_ SHORT_ EN_Y2	LS_VGS_ OFF_ SHORT_ EN_W	LS_VGS_ OFF_ SHORT_ EN_V	LS_VGS_ OFF_ SHORT_ EN_U	LS_ SHORT_ EN_Y2	LS_ SHORT_ EN_W	LS_ SHORT_ EN_V	LS_ SHORT_ EN_U
	VS_UVLO	VDRV_ UVLWRN	VDRV_ UVLO		HS_VGS_ ON_ SHORT_Y2	HS_VGS_ ON_ SHORT_W	HS_VGS_ ON_ SHORT_V	HS_VGS_ ON_ SHORT_U
0x1F0	HS_VGS_ OFF_ SHORT_Y2	HS_VGS_ OFF_ SHORT_W	HS_VGS_ OFF_ SHORT_V	HS_VGS_ OFF_ SHORT_U	HS_ SHORT_Y2	HS_ SHORT_W	HS_ SHORT_V	HS_ SHORT_U
MCC_GDRV_STATUS	BST_UVLO_ Y2	BST_ UVLO_W	BST_ UVLO_V	BST_ UVLO_U	LS_VGS_ ON_ SHORT_Y2	LS_VGS_ ON_ SHORT_W	LS_VGS_ ON_ SHORT_V	LS_VGS_ ON_ SHORT_U
	LS_VGS_ OFF_ SHORT_Y2	LS_VGS_ OFF_ SHORT_W	LS_VGS_ OFF_ SHORT_V	LS_VGS_ OFF_ SHORT_U	LS_ SHORT_Y2	LS_ SHORT_W	LS_ SHORT_V	LS_ SHORT_U

analog.com Rev. 0 77 of 155

ADDRESS & NAME		FIELDS			MSB (TO	OP LEFT) TO	LSB (BOTT	OM RIGHT)
	VS_UVLO_ STS	VDRV_ UVLWRN_ STS	VDRV_ UVLO_STS					
0x1F1					HS_FAULT_ ACTIVE_Y2	HS_FAULT_ ACTIVE_W	HS_FAULT_ ACTIVE_V	HS_FAULT_ ACTIVE_U
MCC_GDRV_FAULT	BST_UVLO_ STS_Y2	BST_ UVLO_ STS_W	BST_ UVLO_ STS_V	BST_ UVLO_ STS_U				
					LS_FAULT_ ACTIVE_Y2	LS_FAULT_ ACTIVE_W	LS_FAULT_ ACTIVE_V	LS_FAULT_ ACTIVE_U
					15:8]			
0x200					7:0]			
MCC_ADC_I1_I0_EXT					15:8]			
		T	1	]01	7:0]	Г	T	T
0x201								
MCC_ADC_I2_EXT								
					7:0]			
		VX2[15:8]						
0x202				VX2	2[7:0]			
MCC_PWM_VX2_UX1_ EXT				UX1	[15:8]			
				UX1	I[7:0]			
				Y2[	15:8]			
0x203				Y2	[7:0]			
MCC_PWM_Y2_WY1_ EXT				WY1	[15:8]			
				WY	1[7:0]			
0x204								
MCC_PWM_EXT_Y2_ ALT	PWM_EXT_Y2_ALT[15:8]							
71				PWM_EXT_	Y2_ALT[7:0]			
				UQ[	15:8]			
0x205				UQ	[7:0]			
MCC_VOLTAGE_EXT		UD[15:8]						
				UD	[7:0]			

**analog.com** Rev. 0 | 78 of 155

ADDRESS & NAME	FIELDS	MSB (TOP LEFT) TO LSB (BOTTOM RIGHT)						
		PHI_M_EXT[15:8]						
0x206		PHI_M_EXT[7:0]						
MCC_PHI_EXT	PHI_E_EXT[15:8]							
		PHI_E_EXT[7:0]						
	VE	ELOCITY_EXT[31:24]						
0x208	VELOCITY_EXT[23:16]							
MCC_VELOCITY_EXT	V	ELOCITY_EXT[15:8]						
	V	ELOCITY_EXT[7:0]						

## **ADC Register Overview**

Shows all related registers of the ADC block

ADDRESS & NAME		FIELDS			MSB (T	OP LEFT) TO	D LSB (BOTT	OM RIGHT)
	ADC3_ MUX2_ DETOUR		ADC3_MI	JX2_CFG	ADC3_MI	UX1_CFG	ADC3_M	UX0_CFG
0x001	ADC2_ MUX2_ DETOUR	ADC2_ MUX3_DIS	ADC2_MUX2_CFG		ADC2_MUX1_CFG		ADC2_M	UX0_CFG
ADC_SRC_CONFIG	ADC1_ MUX2_ DETOUR		ADC1_MI	JX2_CFG	ADC1_MI	UX1_CFG	ADC1_M	UX0_CFG
	ADC0_ MUX2_ DETOUR	ADC0_ MUX3_DIS	ADC0_MI	JX2_CFG	ADC0_MI	UX1_CFG	ADC0_M	UX0_CFG
0x002						ADC_SHIF	T_SAMPLE	
ADC_SETUP								
0x005 ADC_STATUS	ADC3_ MUXSEQ_ FAIL	ADC2_ MUXSEQ_ FAIL	ADC1_ MUXSEQ_ FAIL	ADC0_ MUXSEQ_ FAIL	ADC3_ WTCHDG_ FAIL	ADC2_ WTCHDG_ FAIL	ADC1_ WTCHDG_ FAIL	ADC0_ WTCHDG_ FAIL
					RDY_ADC_ 3	RDY_ADC_ 2	RDY_ADC_ 1	RDY_ADC_ 0

**analog.com** Rev. 0 79 of 155

ADDRESS & NAME	FIELDS			MSB (TOP LEFT) TO LSB (BOTTOM RIGHT)				
0x007 CSA_SETUP	CSA3	CSA3_FILT		2_FILT		CSA_AZ_FL1  CSA3_ BYPASS		GAIN
		CSA012_ BYPASS	CSA012	2_GAIN	CSA3_EN	CSA2_EN	CSA1_EN	CSA0_EN

## **SYS\_CTRL Register Overview**

Shows all related registers of the SYS\_CTRL block

ADDRESS & NAME		FIELDS			MSB (T	OP LEFT) TO	) LSB (BOTT	OM RIGHT)
0x008 FAULT_STS	V/SA IN/I O	CHCD	CHCD OK	LDO2_ READY	LDO1_ READY	VCCIO_ UVLO	VDDA_ UVLO BCK	VDD_UVLO
	VSA_UVLO	CHGP_ SHORT	CHGP_OK	LDOEXT2_ SHORT	SHORT	LDOEXT_ TSD	SHORT	BCK_UVLO
0x009  FAULT_R_INT	UC_FAULT			LDO2_ READY_ RE_LTC	LDO1_ READY_ RE_LTC	VCCIO_ UVLO_LTC	VDDA_ UVLO_LTC	VDD_ UVLO_LTC
	VSA_ UVLO_LTC	CHGP_ SHORT_ LTC	CHGP_OK_ LTC	LDOEXT2_ SHORT_ LTC	LDOEXT1_ SHORT_ LTC	LDOEXT_ TSD_LTC	BCK_ SHORT_ RE_LTC	BCK_ UVLO_LTC
0x00A FAULT_R_ENA_F				LDO2_ READY_ RE_ENA_F	LDO1_ READY_ RE_ENA_F	VCCIO_ UVLO_ ENA_F	VDDA_ UVLO_ ENA_F	VDD_ UVLO_ ENA_F
	VSA_ UVLO_ ENA_F	CHGP_ SHORT_ ENA_F	CHGP_OK_ ENA_F	LDOEXT2_ SHORT_ ENA_F	LDOEXT1_ SHORT_ ENA_F	LDOEXT_ TSD_ENA_ F	BCK_ SHORT_ RE_ENA_F	BCK_ UVLO_ ENA_F

**analog.com** Rev. 0 | 80 of 155

## 0x000, Block 0: MCC\_INFO\_CHIP

Chip ID

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] ID	R, unsigned 0x544D0001	Chip ID, static value, should read 0x544D0001

## 0x020, Block 0: MCC\_ADC\_I1\_I0\_RAW

Raw phase currents I1, I0

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] I1	R, signed 0x0000	Raw phase current I1
[15:0] IO	R, signed 0x0000	Raw phase current I0

## 0x021, Block 0: MCC\_ADC\_I3\_I2\_RAW

Raw phase currents I3, I2

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	R, signed	Raw phase current I3
13	0x0000	Train phase same in
[15:0] <b>I2</b>	R, signed 0x0000	Raw phase current I2

## 0x022, Block 0: MCC\_ADC\_U1\_U0\_RAW

Measured phase voltages U1 and U0

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] U1	R, signed 0x0000	Raw phase voltage U1
[15:0] <b>U0</b>	R, signed 0x0000	Raw phase voltage U0

analog.com Rev. 0 | 81 of 155

#### 0x023, Block 0: MCC\_ADC\_U3\_U2\_RAW

Measured phase voltage

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] U3	R, signed 0x0000	Raw phase voltage U3
[15:0] U2	R, signed 0x0000	Raw phase voltage U2

#### 0x024, Block 0: MCC\_ADC\_TEMP\_VM\_RAW

Raw Die temperature voltage and supply voltage monitoring value

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	R, signed	Raw Die temperature voltage value
TEMP	0x0000	Traw Die temperature voltage value
[15:0]	R, signed	Raw supply voltage monitoring value
VM	0x0000	ran sapply relage memoring range

## 0x025, Block 0: MCC\_ADC\_AIN1\_AIN0\_RAW

Raw analog values AIN1 and AIN0

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	R, signed	Raw analog input 1 value
AIN1	0x0000	Naw analog input 1 value
[15:0]	R, signed	Raw analog input 0 value
AIN0	0x0000	raw analog inpat o value

## 0x026, Block 0: MCC\_ADC\_AIN3\_AIN2\_RAW

Raw analog values AIN3 and AIN2

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	R, signed	Raw analog input 3 value
AIN3	0x0000	Traw analog input 5 value
[15:0]	R, signed	Raw analog input 2 value
AIN2	0x0000	

analog.com Rev. 0 | 82 of 155

## 0x040, Block 0: MCC\_ADC\_I\_GEN\_CONFIG

General configuration setup of the current ADCs

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] TRIGGER_POS	RW, unsigned 0x0000	Relative position of ADC trigger event in PWM cycle. Percentage of maxcnt (0 -> PWM_Z, 32768 -> PWM_C)
[12] TRIGGER_SELECT	RW 0x1	Select trigger point to start process of new ADC samples and start next FOC calculation afterwards. Per default, FOC calculation starts after internal ADC current measurement is finished which starts when internal PWM_Z signal triggers.
	0: INLINE 1: SYNC_TR	(default).
	RW 0x0	Configuration of measurement mode
[11:9] MEASUREMENT_MODE	0: INLINE 1: INLINE_V\ 2: INLINE_U\ 3: INLINE_U\ 4: BOTTOM	N 2 channels with I_UX and I_WY measured (BLDC)
[7:6]	RW 0x3	Input selection of raw current ADC_I_Y2.
Y2_SELECT	0: ADC_I0 1: ADC_I1 2: ADC_I2 3: ADC_I3	
[5:4]	RW 0x2	Input selection of raw current ADC_I_WY1
WY1_SELECT	0: ADC_I0 1: ADC_I1 2: ADC_I2 3: ADC_I3	
[3:2]	RW 0x1	Input selection of raw current ADC_I_VX2
VX2_SELECT	0: ADC_I0 1: ADC_I1 2: ADC_I2 3: ADC_I3	
[1:0]	RW 0x0	Input selection of raw current ADC_I_UX
UX1_SELECT	0: ADC_I0 1: ADC_I1 2: ADC_I2 3: ADC_I3	

**analog.com** Rev. 0 | 83 of 155

#### 0x041, Block 0: MCC\_ADC\_I0\_CONFIG

Current ADC channel 0 offset and scaling values

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	RW, signed	Current ADC channel 0 scaling value
SCALE	0xFC00	Current ADC Charmer of Scaling value
[15:0]	RW, signed	Current ADC channel 0 offset value
OFFSET	0x0000	

#### 0x042, Block 0: MCC\_ADC\_I1\_CONFIG

Current ADC channel 1 offset and scaling values

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	RW, signed	Current ADC channel 1 scaling value
SCALE	0xFC00	Canada, 2 Canada, Canada
[15:0]	RW, signed	Current ADC channel 1 offset value
OFFSET	0x0000	

## 0x043, Block 0: MCC\_ADC\_I2\_CONFIG

Current ADC channel 2 offset and scaling values

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	RW, signed	Current ADC channel 2 scaling value
SCALE	0xFC00	Guiterit ADC Granner 2 scanny value
[15:0]	RW, signed	Current ADC channel 2 offset value
OFFSET	0x0000	Guitent ADO Ghanner 2 Griset Value

#### 0x044, Block 0: MCC\_ADC\_I3\_CONFIG

Current ADC channel 3 offset and scaling values

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	RW, signed	Current ADC channel 3 scaling value
SCALE	0xFC00	
[15:0]	RW, signed	Current ADC channel 3 offset value
OFFSET	0x0000	

analog.com Rev. 0 | 84 of 155

#### 0x045, Block 0: MCC\_ADC\_I1\_I0\_SCALED

Phase current I1, I0; after applying scaling and offset.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] I1	R, signed 0x0000	Calculated Phase Current I1 after applying scaling and offset for further processing
[15:0] <b>IO</b>	R, signed 0x0000	Calculated Phase Current I0 after applying scaling and offset for further processing

### 0x046, Block 0: MCC\_ADC\_I3\_I2\_SCALED

Phase current I3, I2; after applying scaling and offset.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] <b>I3</b>	R, signed 0x0000	Calculated Phase Current I3 after applying scaling and offset for further processing
[15:0] <b>I2</b>	R, signed 0x0000	Calculated Phase Current I2 after applying scaling and offset for further processing

#### 0x047, Block 0: MCC\_ADC\_IWY\_IUX

Scaled current ADC value including signed added offset as input for the FOC.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] IWY	R, signed 0x0000	Scaled current ADC value including signed added offset as input for the FOC phase W/Y.
[15:0] IUX	R, signed 0x0000	Scaled current ADC value including signed added offset as input for the FOC phase U/X.

### 0x048, Block 0: MCC\_ADC\_IV

Scaled current ADC value including signed added offset as input for the FOC.

PE & RESET	DESCRIPTION
•	ent ADC value including signed added offset as input for the V.
i	gned Scaled curre

analog.com Rev. 0 | 85 of 155

## 0x049, Block 0: MCC\_ADC\_STATUS

ADC status flags

BITS & NAME	TYPE & RESET	DESCRIPTION
[29] TEMP_DONE	RW, W1C 0x0	ADC temperature voltage measurement finished. Flag is automatically cleared when new measurement is started.
[28] VM_DONE	RW, W1C 0x0	ADC supply voltage measurement VM finished. Flag is automatically cleared when new measurement is started.
[27] AIN3_DONE	RW, W1C 0x0	ADC measurement AIN3 finished. Flag is automatically cleared when new measurement is started.
[26] AIN2_DONE	RW, W1C 0x0	ADC measurement AIN2 finished. Flag is automatically cleared when new measurement is started.
[25] AIN1_DONE	RW, W1C 0x0	ADC measurement AIN1 finished. Flag is automatically cleared when new measurement is started.
[24] AINO_DONE	RW, W1C 0x0	ADC measurement AIN0 finished. Flag is automatically cleared when new measurement is started.
[23] U3_DONE	RW, W1C 0x0	ADC voltage measurement U3 finished. Flag is automatically cleared when new measurement is started.
[22] U2_DONE	RW, W1C 0x0	ADC voltage measurement U2 finished. Flag is automatically cleared when new measurement is started.
[21] U1_DONE	RW, W1C 0x0	ADC voltage measurement U1 finished. Flag is automatically cleared when new measurement is started.
[20] U0_DONE	RW, W1C 0x0	ADC voltage measurement U0 finished. Flag is automatically cleared when new measurement is started.
[19] I3_DONE	RW, W1C 0x0	ADC current measurement l3 finished. Flag is automatically cleared when new measurement is started.
[18] I2_DONE	RW, W1C 0x0	ADC current measurement l2 finished. Flag is automatically cleared when new measurement is started.
[17] I1_DONE	RW, W1C 0x0	ADC current measurement I1 finished. Flag is automatically cleared when new measurement is started.
[16] <b>IO_DONE</b>	RW, W1C 0x0	ADC current measurement I0 finished. Flag is automatically cleared when new measurement is started.

**analog.com** Rev. 0 | 86 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION	
[13] TEMP_CLIPPED	RW, W1C 0x0	ADC temperature voltage measurement value clipped	
[12] VM_CLIPPED	RW, W1C 0x0	ADC supply voltage measurement VM value clipped	
[11] AIN3_CLIPPED	RW, W1C 0x0	ADC measurement AIN3 value clipped	
[10] AIN2_CLIPPED	RW, W1C 0x0	ADC measurement AIN2 value clipped	
[9] AIN1_CLIPPED	RW, W1C 0x0	ADC measurement AIN1 value clipped	
[8] AINO_CLIPPED	RW, W1C 0x0	ADC measurement AIN0 value clipped	
[7] U3_CLIPPED	RW, W1C 0x0	ADC voltage measurement U3 value clipped	
[6] U2_CLIPPED	RW, W1C 0x0	ADC voltage measurement U2 value clipped	
[5] U1_CLIPPED	RW, W1C 0x0	ADC voltage measurement U1 value clipped	
[4] U0_CLIPPED	RW, W1C 0x0	ADC voltage measurement U0 value clipped	
[3] I3_CLIPPED	RW, W1C 0x0	ADC current measurement l3 value clipped	
[2] I2_CLIPPED	RW, W1C 0x0	ADC current measurement I2 value clipped	
[1] I1_CLIPPED	RW, W1C 0x0	ADC current measurement I1 value clipped	
[0] IO_CLIPPED	RW, W1C 0x0	ADC current measurement I0 value clipped	

**analog.com** Rev. 0 | 87 of 155

## 0x060, Block 0: MCC\_MOTOR\_CONFIG

Motor type configuration and number of pole pairs

BITS & NAME	TYPE & RESET	DESCRIPTION
[17:16]	RW 0x0	Motor type
ТҮРЕ	0: NONE 1: DC 2: STEPPER 3: BLDC	No motor Single phase DC motor Two phase Stepper motor Three phase BLDC motor
[6:0] N_POLE_PAIRS	RW, unsigned 0x1	Number n of pole pairs of the motor for calculation phi_e = phi_m / N_POLE_PAIRS. Min: 1

## 0x061, Block 0: MCC\_MOTION\_CONFIG

Register for selection of ramp mode, motion mode and controller feedforward.

BITS & NAME	TYPE	& RESET		DESCRIPTION
	RW 0x0		is available	he Feedforward structure. Feedforward for the torque controller based on the acceleration of the ramp generator. Feedforward city controller is available based on the ramp generator velocity.
[7:6]	0:	DISABLED		Disabled
FEEDFORWARD	1:	MCC_RAMI TUAL	PER_V_AC	MCC_RAMPER_V_ACTUAL used as feedforward input signal for velocity controller.
	2:	MCC_RAMI TUAL	PER_A_AC	MCC_RAMPER_A_ACTUAL used as feedforward input signal for torque controller. Scaling applied from MCC_RAMPER_ACC_FF.
	3:	BOTH		Both feedforward inputs for velocity and torque are used.
[5]	RW 0x0		Selection of	f Ramp Mode.
RAMP_MODE	0.	POSITION		Position Mode
	0: 1:	VELOCITY		Velocity Mode
[4]	RW		Enable ram	p generator
RAMP_ENABLE	0x0		Lilable faili	p generator
	RW 0x0		Configuration	on of motion mode.
[3:0]	0: 1: 2:	STOPPED TORQUE VELOCITY	l	Stopped mode Torque mode Velocity mode
	3:	POSITION		Position mode
MOTION_MODE	4:	PRBS_FLU		PRBS flux mode
	5:	PRBS_TOR		PRBStorque mode
	6:	PRBS_VEL		PRBSvelocity mode
	7: 8:	PRBS_POS		PRBSposition mode Voltage external mode
	9:	PRBS UD	<u>-</u> L/\1	PRBSud mode

**analog.com** Rev. 0 | 88 of 155

#### 0x062, Block 0: MCC\_PHI\_E\_SELECTION

Selection of phi resp. encoder source for rotor position angle phi\_e that is used as the input for the FOC for commutation.

BITS & NAME	TYPE & RESET	DESCRIPTION	
12.01	RW 0x0	Selection of PHI_E for commutation from available sources.	
[3:0] PHI_E_SELECTION	0: RESERVEI 1: PHL E_EX 2: PHL E_RAI 3: PHL E_ABI 4: RAMP X A	T phi_e_ext MP phi_e_ramp N phi_e_abn	
	5: PHI_E_HA	'	

### 0x063, Block 0: MCC\_PHI\_E

Angle used for the inner FOC loop.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0]	R, signed	Angle used for the inner FOC loop.
PHI_E	0x0000	Angle deed for the limbility of loop.

## 0x080, Block 0: MCC\_PWM\_CONFIG

PWM Configuration: Chopper Mode, Enable Space Vector, Enable Bridge, Y2 Source, Offset.

BITS & NAME	TYPE & RESET	DESCRIPTION	
[31:16] DUTY_CYCLE_OFFSET	RW, unsigned 0x0000	Offset for PWM duty cycle in Flat Bottom Modulation with Offset Mode, Set in SV_MODE	
[15] EXT_ENABLE_Y2	RW 0x0	Enable to use PWM_EXT value for channel	
[14] EXT_ENABLE_WY1	RW 0x0	Enable to use PWM_EXT value for channel	
[13] EXT_ENABLE_VX2	RW 0x0	Enable to use PWM_EXT value for channel	
[12] EXT_ENABLE_UX1	RW 0x0	Enable to use PWM_EXT value for channel	
[11] ENABLE_Y2	RW 0x0	Enables the PWM starting with the next PWM cycle. If disabled, high- and low-side are driven low.	
[10] ENABLE_WY1	RW 0x0	Enables the PEB starting with the next PWM cycle. If disabled, high- and low-side are driven low.	

analog.com Rev. 0 | 89 of 155

BITS & NAME	TYPE & RESET		DESCRIPTION		
[9] ENABLE_VX2	RW 0x0		Enables the pwm starting with the next PWM cycle. If disabled, high- and low-side are driven low.		
[8] ENABLE_UX1	RW 0x0		he pwm starting with the next PWM cycle. If disabled, high- and are driven low.		
[7:6]	RW 0x0	Source of	PWM signal for Y2 high-side.		
Y2_HS_SRC	0: Y2_HS 1: Y2_ALT 2: TIM_BAS	IC			
	RW 0x0		e modulation mode for the PWM output signals. For a BLDC motor e Vector (SV) PWM Mode with third harmonic injection can be		
[5:4] SV_MODE	0: DISABLE 1: HARMON		DC or stepper motor: Normal modulation. BLDC motor: SVPWM disabled. DC or stepper motor: Normal modulation. BLDC motor:		
	2: BOTTOM		SVPWM enabled. DC or stepper motor: Flat bottom modulation. BLDC motor: SVPWM enabled flat bottom.		
	3: BOTTOM	_OFFSET	DC or stepper motor: Normal modulation. BLDC motor: SVPWM enabled flat bottom with offset (DUTY_CYCLE_OFFSET).		
	RW 0x0	PWM cho Side (HS)	pper mode, defining how to chopper for Low-Side (LS) and Highoutputs.		
[2:0]	0: OFF_FRE 1: OFF_LSO	N	PWM off, LS and HS permanently off PWM off, LS permanently on, HS off		
СНОР	2: OFF_HS0 3: OFF_FR0 4: OFF_FR0 5: LSPWM_ 6: HSPWM_ 7: CENTER	EE2 EE3 HSOFF LSOFF	PWM off, HS permanently on, LS off PWM off, LS and HS permanently off PWM off, LS and HS permanently off PWM on, LS PWM, HS off PWM on, HS PWM, LS off PWM on, centered PWM for FOC		

## 0x081, Block 0: MCC\_PWM\_MAXCNT

PWM counter maximum length register PWM\_MAXCNT controls the PWM frequency. Default 25kHz. PWM frequency = 120MHz / PWM\_MAXCNT.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0] PWM_MAXCNT	RW, unsigned 0x12BF	PWM counter maximum length register PWM_MAXCNT controls the PWM frequency. Default 25kHz. PWM frequency = 120MHz / PWM_MAXCNT.

analog.com Rev. 0 90 of 155

#### 0x083, Block 0: MCC\_PWM\_SWITCH\_LIMIT

Determines a threshold for switching from three phase current measurement to two phase in Auto Kirchhoff.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0] PWM_SWITCH_LIMIT	RW, unsigned 0xFFFF	PWM duty cycles threshold value. Auto kirchhoff calculation is used when one duty cycle exceeds this threshold. A value of 65535 (0xFFFF) is equivalent of 100% duty cycle regardless of the current PWM period.

### 0x0A0, Block 0: MCC\_ABN\_PHI\_E\_PHI\_M

ABN Decoder electrical angle PHI\_E and mechanical angle PHI\_M.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	R, signed	ABN_PHI_E = (ABN_PHI_M × N_POLE_PAIRS) + ABN_PHI_E_OFFSET
PHI_E	0x0000	
[15:0]	R, signed	ABN PHI M = ABN COUNT × 2^16 / ABN CPR
PHI_M	0x0000	

## 0x0A1, Block 0: MCC\_ABN\_MODE

ABN decoder configuration.

BITS & NAME	TYPE & RESET	DESCRIPTION
[12]	RW 0x0	Decoder count direction.
	UXU	
DIRECTION	0: POS	positive
	1: NEG	negative
101	RW	N channel event writes ABN_COUNT_N into ABN_COUNT at N pulse
[8]	0x0	instead of 0. Enable CLEAR_COUNT_ON_N to take effect
CLN		1711 0011171 1111 111
	0: OFF	ABN_COUNT is written to 0
	1: ON	ABN_COUNT is written to ABN_COUNT_N
	RW	Disable digital filter on '0'.
[5]	0x0	
DISABLE FILTER	0: FILTERED	Filter enabled: pulses longer 3 system clock cycles are
DIOABLE_HETER	0. THETERED	evaluated
	1: UNFILTER	ED Filter disabled
F41	RW	Set ABN_COUNT to 0 on Null signal.
[4]	0x0	
CLEAR_COUNT_ON_N		
	0: DISABLED	
	1: ENABLED	Enabled
[3]	RW	Use AND of all three signals A, B, N to determine the Null signal.
[6]	0x0	
COMBINED_N	O. ONLY N	Impare A and D just use Navilee as Null size-1
_	0: ONLY_N 1: ALL	Ignore A and B, just use N pulse as Null signal
	I I. ALL	Use all three signals as Null signal

analog.com Rev. 0 | 91 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[2]	RW 0x0	Polarity of N pulse at Null.
N_POL	0: HIGH_ACT 1: LOW ACT	High active Low active
[1]	RW 0x0	Polarity of B pulse at N. This is only used if COMBINED_N is on.
B_POL	0: HIGH_ACT 1: LOW ACT	High active Low active
[0]	RW 0x0	Polarity of A pulse at N. This is only used if COMBINED_N is on.
A_POL	0: HIGH_ACT 1: LOW_ACT	High active Low active

### 0x0A2, Block 0: MCC\_ABN\_CPR

Decoder counts per revolution (CPR). ABN\_CPR\_INV needs to be set as well (ABN\_CPR\_INV = 2^32 / ABN\_CPR).

BITS & NAME	TYPE & RESET	DESCRIPTION
[23:0]	RW, unsigned	Decoder counts per revolution (CPR). ABN_CPR_INV needs to be set as
ABN_CPR	0x010000	well (ABN_CPR_INV = 2^32 / ABN_CPR).

## 0x0A3, Block 0: MCC\_ABN\_CPR\_INV

2^32 divided by decoder counts per revolution. (ABN\_CPR\_INV = 2^32 / ABN\_CPR).

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0]	RW, unsigned	2^32 divided by decoder counts per revolution. (ABN_CPR_INV = 2^32 /
ABN_CPR_INV	0x00010000	ABN_CPR).

## 0x0A4, Block 0: MCC\_ABN\_COUNT

Raw decoder count. The digital decoder engine counts modulo ABN\_CPR.

BITS & NAME	TYPE & RESET	DESCRIPTION
[23:0]	RW, unsigned 0x000000	Raw decoder count. The digital decoder engine counts modulo ABN_CPR.
ABN_COUNT	0.000000	

analog.com Rev. 0 | 92 of 155

## 0x0A5, Block 0: MCC\_ABN\_COUNT\_N

ABN\_COUNT latched on N pulse, when N pulse clears ABN\_COUNT then ABN\_COUNT\_N is also 0.

BITS & NAME	TYPE & RESET	DESCRIPTION
[23:0] ABN COUNT N	RW, unsigned 0x000000	ABN_COUNT latched on N pulse, when N pulse clears ABN_COUNT then ABN_COUNT_N is also 0.
ABIL_GGGITT_IT		

## 0x0A6, Block 0: MCC\_ABN\_PHI\_E\_OFFSET

Offset for ABN\_PHI\_E.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0]	RW, signed	Offset for ABN_PHI_E.
ABN_PHI_E_OFFSET	0x0000	Olisetion ADIV_TTIL_E.

#### 0x0C0, Block 0: MCC\_HALL\_MODE

Hall decoder configuration.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:8] FILTER	RW, unsigned 0x00	Define filter length for hall signals. Each hall input signal must be stable the number of clock cycles specified by this register value before new values are accepted. "Clock cycles" means usually 40MHz system clock depending on clock configuration.
	RW 0x0	Ordering of the hall signals.
[6:4] ORDER	0: UVW 1: VWU 2: WUV 3: RESERVEI	Hall Signal Order U/V/W Hall Signal Order V/W/U Hall Signal Order W/U/V D reserved
	4: UWV 5: VUW 6: WVU 7: RESERVE	Hall Signal Order U/W/V Hall Signal Order V/U/W Hall Signal Order W/V/U
[1]	RW 0x0	Enable Extrapolation for PHI_E.
EXTRAPOLATION	0: DISABLED 1: ENABLED	Raw signal is used for HALL_PHI_E HALL_PHI_E_EXTRAPOLATED is used for HALL_PHI_E
[0]	RW 0x0	Polarity
POLARITY	0: NORMAL 1: INVERSED	off on

analog.com Rev. 0 | 93 of 155

#### 0x0C1, Block 0: MCC\_HALL\_DPHI\_MAX

Maximum dx for extrapolation (default for digital hall: (2^16)/6).

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0] HALL_DPHI_MAX	RW, unsigned 0x2AAA	Maximum phi_e change for extrapolation (default for digital hall: (2^16)/6). Extrapolation of phi_e stops after HALL_DPHI_MAX if no new hall position is detected.

### 0x0C2, Block 0: MCC\_HALL\_PHI\_E\_OFFSET

Offset for electrical angle hall\_phi\_e of hall decoder.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0] HALL_PHI_E_OFFSET	RW, signed 0x0000	Offset for electrical angle hall_phi_e of hall decoder.

#### 0x0C3, Block 0: MCC\_HALL\_COUNT

Count of passed hall states.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0]	R, signed	Count of passed hall states
HALL_COUNT	0x0000	Count of passed hall states.

#### 0x0C4, Block 0: MCC\_HALL\_PHI\_E\_EXTRAPOLATED\_PHI\_E

Hall decoder electrical angle PHI\_E.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	R, signed	Extrapolated electrical angle hall phi e extrapolated.
PHI_E_EXTRAPOLATED	0x0000	Extrapolated electrical arigie fraii_prii_e_extrapolated.
[15:0]	R, signed	Electrical angle hall_phi_e of hall decoder. Can be either raw or extrapolated, selection programmed via HALL_MODE EXTRAPOLATION
PHI_E	0x0000	bit.

analog.com Rev. 0 | 94 of 155

#### 0x0C5, Block 0: MCC\_HALL\_POSITION\_060\_POSITION\_000

Position of the hall sensor.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] POSITION_060	RW, signed 0x2AAA	Exact position of the hall sensor at 60°.
[15:0] POSITION_000	RW, signed 0x0000	Exact position of the hall sensor at 0°.

## 0x0C6, Block 0: MCC\_HALL\_POSITION\_180\_POSITION\_120

Position of the hall sensor.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	RW, signed	Exact position of the hall sensor at 180°.
POSITION_180	0x8000	Exact position of the half sensor at 100.
[15:0]	RW, signed	Exact position of the hall sensor at 120°.
POSITION_120	0x5555	·

## 0x0C7, Block 0: MCC\_HALL\_POSITION\_300\_POSITION\_240

Position of the hall sensor.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] POSITION_300	RW, signed 0xD555	Exact position of the hall sensor at 300°.
[15:0] POSITION_240	RW, signed 0xAAAA	Exact position of the hall sensor at 240°.

## 0x0E0, Block 0: MCC\_BIQUAD\_V\_A\_1

Biquad velocity filter coefficient A\_1.

BITS & NAME	TYPE & RESET	DESCRIPTION
[23:0] BIQUAD_V_A_1	RW, signed 0x1C376B	Biquad velocity filter coefficient A_1.

analog.com Rev. 0 | 95 of 155

## 0x0E1, Block 0: MCC\_BIQUAD\_V\_A\_2

Biquad velocity filter coefficient A\_2.

BITS & NAME	TYPE & RESET	DESCRIPTION
[23:0]	RW, signed	Biguad velocity filter coefficient A 2.
BIQUAD_V_A_2	0xF38F52	Enqual velocity lines econologically

## 0x0E2, Block 0: MCC\_BIQUAD\_V\_B\_0

Biquad velocity filter coefficient B\_0.

BITS & NAME	TYPE & RESET	DESCRIPTION
[23:0]	RW, signed 0x000E51	Biquad velocity filter coefficient B_0.
BIQUAD_V_B_0	OXUUULST	

#### 0x0E3, Block 0: MCC\_BIQUAD\_V\_B\_1

Biquad velocity filter coefficient B\_1.

BITS & NAME	TYPE & RESET	DESCRIPTION
[23:0]	RW, signed	Biguad velocity filter coefficient B 1.
BIQUAD_V_B_1	0x001CA1	

#### 0x0E4, Block 0: MCC\_BIQUAD\_V\_B\_2

Biquad velocity filter coefficient B\_2.

BITS & NAME	TYPE & RESET	DESCRIPTION
[23:0]	RW, signed	Biquad velocity filter coefficient B 2.
BIQUAD_V_B_2	0x000E51	_

### 0x0E5, Block 0: MCC\_BIQUAD\_V\_ENABLE

Biquad velocity filter enable.

BITS & NAME	TYPE & RESET	DESCRIPTION
[0] BIQUAD_V_ENABLE	RW 0x1	Enable Biquad Velocity Filter

analog.com Rev. 0 | 96 of 155

## 0x0E6, Block 0: MCC\_BIQUAD\_T\_A\_1

Biquad torque filter coefficient A\_1.

BITS & NAME	TYPE & RESET	DESCRIPTION
[23:0] BIQUAD_T_A_1	RW, signed 0x000000	Biquad torque filter coefficient A_1.

## 0x0E7, Block 0: MCC\_BIQUAD\_T\_A\_2

Biquad torque filter coefficient A\_2.

BITS & NAME	TYPE & RESET	DESCRIPTION
[23:0] BIQUAD_T_A_2	RW, signed 0x000000	Biquad torque filter coefficient A_2.

## 0x0E8, Block 0: MCC\_BIQUAD\_T\_B\_0

Biquad torque filter coefficient B\_0.

BITS & NAME	TYPE & RESET	DESCRIPTION
[23:0] BIQUAD_T_B_0	RW, signed 0x100000	Biquad torque filter coefficient B_0.

## 0x0E9, Block 0: MCC\_BIQUAD\_T\_B\_1

Biquad torque filter coefficient B\_1.

BITS & NAME	TYPE & RESET	DESCRIPTION
[23:0] BIQUAD_T_B_1	RW, signed 0x000000	Biquad torque filter coefficient B_1.

analog.com Rev. 0 97 of 155

## 0x0EA, Block 0: MCC\_BIQUAD\_T\_B\_2

Biquad torque filter coefficient B\_2.

BITS & NAME	TYPE & RESET	DESCRIPTION
[23:0] BIQUAD_T_B_2	RW, signed 0x000000	Biquad torque filter coefficient B_2.

## 0x0EB, Block 0: MCC\_BIQUAD\_T\_ENABLE

Biquad torque filter enable.

BITS & NAME	TYPE & RESET	DESCRIPTION
[0] BIQUAD_T_ENABLE	RW 0x0	Enable Biquad Torque Filter

## 0x100, Block 0: MCC\_VELOCITY\_CONFIG

Velocity meter configuration.

BITS & NAME	TYPE & RES	ET DESCRIPTION
	RW 0x0	Number of velocity samples for moving average filter for VELOCITY_PER.
[14:12]	0: AVRG	1 No additional filter
	1: AVRG	
MOVING_AVRG_FILTER_SA	2: AVRG	_3 Average over 3 samples
MPLES	3: AVRG	_4 Average over 4 samples
	4: AVRG	_5 Average over 5 samples
	5: AVRG	_6 Average over 6 samples
	6: AVRG	
	7: AVRG_	_8 Average over 8 samples
	RW	Velocity meter type selection.
	0x0	
[10:9]	0 1/51 00	NTV DED. M
[10.0]	0: VELOC	CITY_PER Measurement of velocity by time measurement between
METER_TYPE	1: VELOC	position changes. Use this for slow velocities.  CITY_FREQ Velocity Meter running at PWM frequency. Calculates the
		velocity using the difference of the angle in one clock cycle.
	2: VELOC	CITY_EXT Measurement of velocity by software. Uses the value in the VELOCITY_EXT register.
101	RW	Velocity Meter Synchronization Pulse. Select either the start of each PWM
[8]	0x0	cycle PWM_Z(ero) or the center with PWM_C(enter).
METER SYNC PULSE	0 50404	
	0: PWM_	, , , , , , , , , , , , , , , , , , , ,
	1: PWM_	C synchronize sampling to PWM_C pulse

analog.com Rev. 0 | 98 of 155

locity measurement. is using phi_e_hall with nstead.
SELECTION

#### 0x101, Block 0: MCC\_VELOCITY\_SCALING

Scaling factor for velocity meter output. This value is only used when VELOCITY\_FREQ in MCC\_VELOCITY\_CONFIG - METER\_TYPE is selected.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0] VELOCITY_SCALING	RW, signed 0x28F6	Scaling factor for velocity meter output. This value is only used when VELOCITY_FREQ in MCC_VELOCITY_CONFIG - METER_TYPE is selected.

#### 0x102, Block 0: MCC\_V\_MIN\_POS\_DEV\_TIME\_COUNTER\_LIMIT

Velocity meter configuration. These values are only used when VELOCITY\_PER in MCC\_VELOCITY\_CONFIG - METER\_TYPE is selected.

BITS & NAME	TYPE & RESET	DESCRIPTION
[30:16]  V_MIN_POS_DEV	RW, unsigned 0x001	Minimal position deviation to calculate velocity when using mode VELOCITY_PER in MCC_VELOCITY_CONFIG - METER_TYPE.
[15:0] TIME_COUNTER_LIMIT	RW, unsigned 0xFFF0	Counter limit for velocity minimum deviation functionality. Velocity is calculated only when the position deviation is greater than V_MIN_POS_DEV measured during TIME_COUNTER_LIMIT ticks of the system clock (40MHz).

#### 0x103, Block 0: MCC\_MAX\_VEL\_DEVIATION

Velocity deviation to generate tracking error flag.

BITS & NAME	TYPE & RESET	DESCRIPTION
[30:0] MAX_VEL_DEVIATION	RW, unsigned 0x0010000	Maximum allowed absolute velocity deviation/error. If velocity controller error exceeds this value, a tracking error flag is activated (STALL_IN_VEL_ERR).

analog.com Rev. 0 | 99 of 155

## 0x120, Block 0: MCC\_POSITION\_CONFIG

Position configuration

BITS & NAME	TYPE & RESET	DESCRIPTION
	RW 0x00	Selects the source of the rotor position for position measurement.  Do not select 0x0 while PHI_E_SELECTION is using phi_e_hall with extrapolation enabled. In this case, use 0x5 instead.
[7:0]	0: PHI_E 1: PHI_E_EX 2: PHI_E RA	'
SELECTION	3: PHI_E_AE 4: RAMP_X_ 5: PHI_E_H/ 6: PHI_M_E) 8: ABN_COL 9: PHI_M_AE 12: HALL_CO	BN phi_e_abn _ACTUAL ramp_X_actual AL phi_e_hal XT phi_m_ext UNT abn_count BN phi_m_abn

## 0x121, Block 0: MCC\_MAX\_POS\_DEVIATION

Absolute position deviation to generate tracking error flag.

BITS & NAME	TYPE & RESET	DESCRIPTION
[30:0] MAX_POS_DEVIATION	RW, unsigned 0x0008000	Maximum allowed absolute position deviation/error. If position controller error exceeds this value, a tracking error flag is activated. (STALL_IN_POS_ERR).

## 0x140, Block 0: MCC\_RAMPER\_STATUS

Ramp status and switch event status flags

BITS & NAME	TYPE & RESET	DESCRIPTION
[17] STALL_IN_POS_ERR	R 0x0	Position deviation/error of position controller is set in case maximum allowed absolute postion limit (see MAX_POS_DEVIATION) is exceeded. If enabled, a ramp stop is activated.
[16] STALL_IN_VEL_ERR	R 0x0	Velocity value deviation/error of velocity controller is set in case maximum allowed absolute position limit (see MAX_VEL_DEVIATION) is exceeded. If enabled, a ramp stop is activated.
[15] SECOND_MOVE	RW, W1C 0x0	Status flag that the automatic ramp required moving back in the opposite direction, e.g.,. due to on-the-fly parameter change
[14] T_ZEROWAIT_ACTIVE	R 0x0	Indicates that T_ZEROWAIT is active after a motor stop. During this time, the motor is in standstill.

analog.com Rev. 0 | 100 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[13] V_ZERO	R 0x0	If active, actual velocity is 0.
[12] POSITION_REACHED	R 0x0	Indicates that the target position is reached. This flag is active as long XACTUAL matches XTARGET.
[11] VELOCITY_REACHED	R 0x0	Signals that the target velocity is reached. This flag is active as long VACTUAL matches VMAX.
[10] EVENT_POS_REACHED	RW, W1C 0x0	Signals that the target position has been reached (position_reached becoming active). (Flag and interrupt condition are cleared upon writing '1') This bit is ORed to the interrupt output signal.
[9] EVENT_STOP_SG	RW, W1C 0x0	Signals an active stop event. Writing '1' clears the stall condition and the motor may restart motion, unless the motion controller has been stopped. (Flag and interrupt condition are cleared upon writing '1') This bit is ORed to the interrupt output signal.
[8] EVENT_STOP_H	R 0x0	Signals an active stop home condition due to stop switch. Disabling the stop switch or the stop function clears the flag, but the motor continues motion. This bit is ORed to the interrupt output signal.
[7] EVENT_STOP_R	R 0x0	Signals an active stop right condition due to stop switch. The stop condition and the interrupt condition can be removed by commanding a move to the opposite direction. In soft_stop mode, the condition remains active until the motor has stopped motion into the direction of the stop switch. Disabling the stop switch or the stop function also clears the flag, but the motor continues motion. This bit is ORed to the interrupt output signal.
[6] EVENT_STOP_L	R 0x0	Signals an active stop left condition due to stop switch. The stop condition and the interrupt condition can be removed by commanding a move to the opposite direction. In soft_stop mode, the condition remains active until the motor has stopped motion into the direction of the stop switch. Disabling the stop switch or the stop function also clears the flag, but the motor continues motion. This bit is ORed to the interrupt output signal.
[5] STATUS_LATCH_H	RW, W1C 0x0	Latch home ready (enable position latching using SWITCH_MODE settings latch_h_active or latch_h_inactive) (Flag is cleared upon writing '1')
[4] STATUS_LATCH_R	RW, W1C 0x0	Latch right ready (enable position latching using SWITCH_MODE settings latch_r_active or latch_r_inactive) (Flag is cleared upon writing '1')
[3] STATUS_LATCH_L	RW, W1C 0x0	Latch left ready (enable position latching using SWITCH_MODE settings latch_I_active or latch_I_inactive) (Flag is cleared upon writing '1')
[2] STATUS_STOP_H	R 0x0	Home reference switch status
[1] STATUS_STOP_R	R 0x0	Right reference switch status
[0] STATUS_STOP_L	R 0x0	Left reference switch status

**analog.com** Rev. 0 | 101 of 155

#### 0x141, Block 0: MCC\_RAMPER\_A1

First acceleration value during EigthPoint ramp mode

BITS & NAME	TYPE & RESET	DESCRIPTION
[22:0] RAMPER_A1	RW, unsigned 0x10000	Acceleration value if RAMPER_V_START (resp. 0) < abs(RAMPER_V_ACTUAL) < RAMPER_V1.

#### 0x142, Block 0: MCC\_RAMPER\_A2

Second acceleration value during EigthPoint ramp mode

BITS & NAME	TYPE & RESET	DESCRIPTION
[22:0]	RW, unsigned	Acceleration value if RAMPER_V1 < abs(RAMPER_V_ACTUAL) <
RAMPER_A2	0x10000	RAMPER_V2.

#### 0x143, Block 0: MCC\_RAMPER\_A\_MAX

Maximum acceleration value in top part of EigthPoint ramp

BITS & NAME	TYPE & RESET	DESCRIPTION
[22:0] RAMPER_A_MAX	RW, unsigned 0x10000	Acceleration value if RAMPER_V2 < abs(RAMPER_V_ACTUAL) < RAMPER_V_MAX (resp. RAMPER_V_TARGET).

## 0x144, Block 0: MCC\_RAMPER\_D1

Lower deceleration value during EigthPoint ramp mode

BITS & NAME	TYPE & RESET	DESCRIPTION
[22:0] RAMPER_D1	RW, unsigned 0x10000	Last deceleration value if RAMPER_V_STOP (resp. 0) < abs(RAMPER_V_ACTUAL) < RAMPER_V1. It is used during soft-stop or with ramp in position mode, not for regular ramp velocity mode.

analog.com Rev. 0 | 102 of 155

#### 0x145, Block 0: MCC\_RAMPER\_D2

Higher deceleration value in EigthPoint ramp

BITS & NAME	TYPE & RESET	DESCRIPTION
[22:0] RAMPER_D2	RW, unsigned 0x10000	Deceleration value if RAMPER_V1 < abs(RAMPER_V_ACTUAL) < RAMPER_V2. It is used during soft-stop or with ramp in position mode, not for regular ramp velocity mode.

### 0x146, Block 0: MCC\_RAMPER\_D\_MAX

Deceleration in top part of EightPoint ramp

BITS & NAME	TYPE & RESET	DESCRIPTION
[22:0] RAMPER_D_MAX	RW, unsigned 0x10000	Deceleration value if RAMPER_V2 < abs(RAMPER_V_ACTUAL) < RAMPER_V_MAX (resp. RAMPER_V_TARGET). It is used during soft-stop or with ramp in position mode, not for regular ramp velocity mode.

#### 0x147, Block 0: MCC\_RAMPER\_V\_START

First velocity value during EigthPoint ramp mode

BITS & NAME	TYPE & RESET	DESCRIPTION
[22:0]	RW, unsigned	Start velocity of position ramp mode when V_ACTUAL = 0 or crossing 0
RAMPER_V_START	0x00000	during motion. Not used during ramp velocity mode.

#### 0x148, Block 0: MCC\_RAMPER\_V1

First velocity value for ac-/deceleration value switching during EigthPoint ramp mode

BITS & NAME	TYPE & RESET	DESCRIPTION
[26:0]  RAMPER_V1	RW, unsigned 0x000000	Velocity value to switch from RAMPER_A1 to RAMPER_A2 during acceleration (ramp positioning mode) and deceleration phase (RAMPER_D1 and RAMPER_D2 during ramp velocity mode only).

#### 0x149, Block 0: MCC\_RAMPER\_V2

Second velocity value for ac-/deceleration value switching during EigthPoint ramp mode

BITS & NAME	TYPE & RESET	DESCRIPTION
[26:0]  RAMPER_V2	RW, unsigned 0x000000	Velocity value to switch to from RAMPER_A2 to RAMPER_A_MAX during acceleration (ramp positioning mode) and deceleration phase (RAMPER_D2 and RAMPER_D_MAX during ramp velocity mode only).

analog.com Rev. 0 | 103 of 155

## 0x14A, Block 0: MCC\_RAMPER\_V\_STOP

Stop Velocity in EightPoint Ramp.

BITS & NAME	TYPE & RESET	DESCRIPTION
[22:0]	RW, unsigned 0x00100	Stop velocity in ramp in position ramp mode. Velocity used before reaching
RAMPER_V_STOP	0x00100	the target position. Not used during ramp velocity mode.

## 0x14B, Block 0: MCC\_RAMPER\_V\_MAX

Maximum velocity value for positioning in EightPoint ramp

BITS & NAME	TYPE & RESET	DESCRIPTION
[26:0]	RW, unsigned	Maximum velocity value of EightPoint Ramp in ramp positioning mode.
RAMPER_V_MAX	0x7FFFFF	iviaximum velocity value of Lightr offit Namp in ramp positioning mode.

### 0x14C, Block 0: MCC\_RAMPER\_V\_TARGET

Target velocity value in EightPoint ramp

BITS & NAME	TYPE & RESET	DESCRIPTION
[27:0] RAMPER_V_TARGET	RW, signed 0x0000000	Target Velocity in ramp velocity mode.

## 0x14D, Block 0: MCC\_RAMPER\_SWITCH\_MODE

Ramper mode configuration bits

BITS & NAME	TYPE & RESET	DESCRIPTION
[19] VELOCITY_OVERWRITE	RW 0x0	If enabled velocity from overwrite input (PID_VELOCITY_TARGET) is written to ramp. (Velocity mode to velocity ramp switching)
[18] STOP_ON_VEL_DEVIATION	RW 0x0	Enables a hard stop during ramp mode if velocity tracking error is emerged.
[17] STOP_ON_POS_DEVIATION	RW 0x0	Enables a hard stop during ramp mode if position tracking error is emerged.
[16] SW_HARD_STOP	RW 0x0	Enables a hard stop during ramp mode in case any activated reference switch has been activated.

analog.com Rev. 0 | 104 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[15] SOFTSTOP_ENABLE	RW 0x0	The soft stop mode always uses the deceleration ramp settings RAMPER_D_MAX, RAMPER_D2, RAMPER_V2, RAMPER_V1, RAMPER_D1, RAMPEER_V_STOP and T_ZEROWAIT parameters for stopping the motor. A stop occurs when the velocity sign matches the reference switch position (REFL for negative velocities, REFR for positive velocities) and the respective switch stop function is enabled. A hard stop also uses T_ZEROWAIT before the motor becomes released.
[14] SG_STOP_ENABLE	RW 0x0	Enables the following stop conditions:  SW_HARD_STOP  STOP_ON_POS_DEVIATION  STOP_ON_VEL_DEVIATION
[12] LATCH_H_INACTIVE	RW 0x0	Activates position latching to RAMPER_X_ACTUAL_LATCH register in case home reference switch input REFH is deactivated. The active level is defined by STOP_H_POL.
[11] LATCH_H_ACTIVE	RW 0x0	Activates position latching to RAMPER_X_ACTUAL_LATCH register in case home reference switch input REFH is activated. Hint: Use LATCH_H_ACTIVE to detect any spurious stop event by reading STATUS_LATCH_H.
[10] LATCH_R_INACTIVE	RW 0x0	Activates position latching to RAMPER_X_ACTUAL_LATCH register in case right reference switch input REFR is deactivated. The active level is defined by STOP_R_POL.
[9] LATCH_R_ACTIVE	RW 0x0	Activates position latching to RAMPER_X_ACTUAL_LATCH register in case right reference switch input REFR is activated. Hint: Use LATCH_R_ACTIVE to detect any spurious stop event by reading STATUS_LATCH_R.
[8] LATCH_L_INACTIVE	RW 0x0	Activates position latching to RAMPER_X_ACTUAL_LATCH register in case left reference switch input REFL is deactivated. The active level is defined by STOP_L_POL.
[7] LATCH_L_ACTIVE	RW 0x0	Activates position latching to RAMPER_X_ACTUAL_LATCH register in case left reference switch input REFL is activated. Hint: Use LATCH_L_ACTIVE to detect any spurious stop event by reading STATUS_LATCH_L.
[6] SWAP_LR	RW 0x0	Swap the left and the right reference switch input REFL and REFR internally.
[5]	RW 0x0	Defines active polarity of the home reference switch input.
STOP_H_POL	0: NORMAL 1: INVERTED	non-inverted, high active: a high level on REFH stops the motor inverted, low active: a low level on REFH stops the motor
[4]	RW 0x0	Defines active polarity of the right reference switch input.
STOP_R_POL	0: NORMAL 1: INVERTED	non-inverted, high active: a high level on REFR stops the motor inverted, low active: a low level on REFR stops the motor

**analog.com** Rev. 0 | 105 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[3]	RW 0x0	Defines active polarity of the left reference switch input.
STOP_L_POL	0: NORMAL 1: INVERTED	non-inverted, high active: a high level on REFL stops the motor inverted, low active: a low level on REFL stops the motor
[2] STOP_H_ENABLE	RW 0x0	Enables automatic motor stop during active home reference switch input.
[1] STOP_R_ENABLE	RW 0x0	Enables automatic motor stop during active right reference switch input.
[0] STOP_L_ENABLE	RW 0x0	Enables automatic motor stop during active left reference switch input.

## 0x14E, Block 0: MCC\_RAMPER\_TIME\_CONFIG

Ramper timing configuration.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	RW, unsigned	Minimum time with constant velocity before starting deceleration (TVMAX × 12.8 us) to reduce jerk. Used whenever the sign of RAMPER A ACTUAL
T_VMAX	0x0000	would change.
[15:0]	RW, unsigned	Defines the waiting time after ramping down to zero velocity before next movement or direction inversion can start. (12.8 us × TZEROWAIT) Only in
T_ZEROWAIT	0x0000	rampmode position.

#### 0x14F, Block 0: MCC\_RAMPER\_A\_ACTUAL

Actual ramp acceleration value

BITS & NAME	TYPE & RESET	DESCRIPTION
[23:0] RAMPER_A_ACTUAL	R, signed 0x000000	Actual ramp acceleration value

## 0x150, Block 0: MCC\_RAMPER\_X\_ACTUAL

Actual multi-turn position of ramp controller.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] RAMPER_X_ACTUAL	R, signed 0x00000000	Actual position output of rampm controller. When writing PID_POSITION_ACTUAL, this value is overwritten also.

analog.com Rev. 0 | 106 of 155

## 0x151, Block 0: MCC\_RAMPER\_V\_ACTUAL

Actual velocity of Ramp controller output.

BITS & NAME	TYPE & RESET	DESCRIPTION
[27:0] RAMPER_V_ACTUAL	R, signed 0x0000000	Actual velocity output value of ramp controller.

## 0x152, Block 0: MCC\_RAMPER\_X\_TARGET

Multi-turn target position of Ramp controller.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] RAMPER_X_TARGET	RW, signed 0x00000000	Target position of ramp controller. When writing PID_POSITION_ACTUAL, this value is overwritten also.

## 0x153, Block 0: MCC\_RAMPER\_PHI\_E

PHI\_E of ramp controller.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0]  RAMPER_PHI_E	R, signed 0x0000	PHI_E calculated from RAMPER_X_ACTUAL×N_POLE_PAIRS + Offset.

## 0x154, Block 0: MCC\_RAMPER\_PHI\_E\_OFFSET

Offset value for calculation of RAMPER\_PHI\_E

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0]  RAMPER_PHI_E_OFFSET	RW, signed 0x0000	Offset for PHI_E calculation.

analog.com Rev. 0 | 107 of 155

#### 0x155, Block 0: MCC\_RAMPER\_ACC\_FF

Gain and shift factor for Acc. feedforward.

BITS & NAME	TYPE & RESET	DESCRIPTION
	RW 0x6	Shift Factor for acceleration feedforward. Result is used as offset for PIDIN_TORQUE_TARGET.  (RAMPER_A_ACTUAL × GAIN) >> (SHIFT×4)
[18:16]	0: SHIFT 0	0
SHIFT	1: SHIFT_4 2: SHIFT_8 3: SHIFT_12 4: SHIFT_16 5: SHIFT_20 6: SHIFT_24	4 8 12 16 20 24
[15:0] GAIN	RW, unsigned 0x0000	Gain Factor for acceleration feedforward. Result is used as offset for PIDIN_TORQUE_TARGET.  (RAMPER_A_ACTUAL × GAIN) >> (SHIFT×4)

#### 0x156, Block 0: MCC\_RAMPER\_X\_ACTUAL\_LATCH

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0]  RAMPER_X_ACTUAL_LATC H	R, signed 0x00000000	Latched X-Actual value at stop switch event.

## 0x157, Block 0: MCC\_POSITION\_ACTUAL\_LATCH

Latches PID\_POSITION\_ACTUAL on left or right switch or Encoder trigger.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] POSITION_ACTUAL_LATCH	R, signed 0x00000000	Actual feedback position latch at stop switch event.

analog.com Rev. 0 | 108 of 155

#### 0x160, Block 0: MCC\_PRBS\_AMPLITUDE

Set the amplitude of the PRBS signal used by some settings of MCC\_MOTION\_CONFIG -> MOTION\_MODE. The output PRBS signal is either +PRBS\_AMPLITUDE or -PRBS\_AMPLITUDE. Setting this value to 0 resets the random sequence. After resetting the random sequence is always the same.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PRBS_AMPLITUDE	RW, signed 0x00000000	Set the amplitude of the PRBS signal used by some settings of MCC_MOTION_CONFIG -> MOTION_MODE. The output PRBS signal is either +PRBS_AMPLITUDE or -PRBS_AMPLITUDE. Setting this value to 0 resets the random sequence. After resetting the random sequence is always the same.

## 0x161, Block 0: MCC\_PRBS\_DOWN\_SAMPLING\_RATIO

Set downsampling rate of PWM frequency to trigger new PRBS value generation.

BITS & NAME	TYPE & RESET	DESCRIPTION
[7:0] PRBS_DOWN_SAMPLING_R ATIO	RW, unsigned 0x00	Set downsampling rate of PWM frequency to trigger new PRBS value generation.

#### 0x180, Block 0: MCC\_PID\_CONFIG

PI controller configuration.

BITS & NAME	TYPE & RESET	DESCRIPTION
[30:24] VEL_SMPL	RW, unsigned 0x0	Downsampling factor for Velocity controller.
[22:16] POS_SMPL	RW, unsigned 0x0	Downsampling factor for Position controller.
[15:12] VEL_SCALE	RW, unsigned 0x8	Output right shift factor of the velocity controller.
[11:10]	RW 0x1	Normalization of I Factor of Position Control.
POSITION_NORM_I	0: SHIFT_8 1: SHIFT_16 2: SHIFT_24 3: SHIFT_32	Shift 8 bit right Shift 16 bit right Shift 24 bit right Shift 32 bit right
[9:8]	RW 0x1	Normalization of P Factor of Position Control.
POSITION_NORM_P	0: SHIFT_0 1: SHIFT_8 2: SHIFT_16 3: SHIFT_24	Shift 0 bit right Shift 8 bit right Shift 16 bit right Shift 24 bit right

analog.com Rev. 0 | 109 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[7:6]	RW 0x1	Normalization of I Factor of Velocity Control.
VELOCITY_NORM_I	0: SHIFT_8 1: SHIFT_1 2: SHIFT_2 3: SHIFT_3	6 Shift 16 bit right + VEL_SCALE 4 Shift 24 bit right + VEL_SCALE
[5:4]	RW 0x1	Normalization of P Factor of Velocity Control.
VELOCITY_NORM_P	0: SHIFT_0 1: SHIFT_8 2: SHIFT_1 3: SHIFT_2	Shift 8 bit right + VEL_SCALE 6 Shift 16 bit right + VEL_SCALE
[3]	RW 0x0	Normalization of I Factor of Current Control. Used for torque and flux controller.
CURRENT_NORM_I	0: SHIFT_8 1: SHIFT_1	
[2]	RW 0x0	Normalization of P Factor of Current Control. Used for torque and flux controller.
CURRENT_NORM_P	0: SHIFT_8 1: SHIFT_1	6 Shift 16 bit right
[0]	RW 0x0	Do not overwrite position target on position actual write
KEEP_POS_TARGET	0: OVERWE 1: KEEP	RITE Overwrite Target Keep Target

## 0x181, Block 0: MCC\_PID\_FLUX\_COEFF

Configuration of the PI Flux controller gains.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] P	RW, signed 0x0000	Proportional gain for the PI Flux controller.
[15:0] I	RW, signed 0x0000	Integral gain for the PI Flux controller.

## 0x182, Block 0: MCC\_PID\_TORQUE\_COEFF

Configuration of the PI Torque controller gains.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] <b>P</b>	RW, signed 0x0000	Proportional gain for the PI Torque controller.

**analog.com** Rev. 0 | 110 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0] I	RW, signed 0x0000	Integral gain for the PI Torque controller.

#### 0x183, Block 0: MCC\_PID\_FIELDWEAK\_COEFF

Configuration of the PI Fieldweakening controller gains.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] P	RW, signed 0x0000	Proportional gain for the PI Fieldweakening controller.
[15:0] I	RW, signed 0x0000	Integral gain for the PI Fieldweakening controller.

## 0x184, Block 0: MCC\_PID\_U\_S\_MAX

Maximum voltage allowed for fieldweakening. Target value of field weakening PI controller.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0]	RW, unsigned	Maximum voltage allowed for fieldweakening. Target value of field
U_S_MAX	0x7FFF	weakening PI controller.

## 0x185, Block 0: MCC\_PID\_VELOCITY\_COEFF

Configuration of the PI Velocity controller gains.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] <b>P</b>	RW, signed 0x0000	Proportional gain for the PI Velocity controller.
[15:0] I	RW, signed 0x0000	Integral gain for the PI Velocity controller.

**analog.com** Rev. 0 | 111 of 155

#### 0x186, Block 0: MCC\_PID\_POSITION\_COEFF

Configuration of the PI Position controller gains.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] P	RW, signed 0x0000	Proportional gain for the PI Position controller.
[15:0]	RW, signed 0x0000	Integral gain for the PI Position controller.

#### 0x187, Block 0: MCC\_PID\_POSITION\_TOLERANCE

Position controller ignores position errors smaller than PID\_POSITION\_TOLERANCE if EVENT\_POS\_REACHED and after (PID\_POSITION\_TOLERANCE\_DELAY × PWM period).

BITS & NAME	TYPE & RESET	DESCRIPTION
[30:0] PID_POSITION_TOLERANCE	RW, unsigned 0x0000000	Position controller ignores position errors smaller than PID_POSITION_TOLERANCE if EVENT_POS_REACHED and after (PID_POSITION_TOLERANCE_DELAY × PWM period).

#### 0x188, Block 0: MCC\_PID\_POSITION\_TOLERANCE\_DELAY

Number of PWM periods the abs(PID\_POSITION\_ERROR) must stay within PID\_POSITION\_TOLERANCE after EVENT\_POS\_REACHED to disable the controller.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0] PID_POSITION_TOLERANCE _DELAY	RW, unsigned 0x0000	Number of PWM periods the abs(PID_POSITION_ERROR) must stay within PID_POSITION_TOLERANCE after EVENT_POS_REACHED to disable the controller.

#### 0x189, Block 0: MCC\_PID\_UQ\_UD\_LIMITS

Set maximum output voltage limit value.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0] PID_UQ_UD_LIMITS	RW, unsigned 0x5A81	Limit U_D to PID_UQ_UD_LIMITS and limit U_Q to sqrt(PID_UQ_UD_LIMITS^2-U_D^2).  If this register is set higher than 16383 (0x3FFF) the limiter uses that value instead. If MCC_PWM_CONFIG -> SV_MODE is set to use third harmonic injection (SV_MODE not 0x0) for a 3-phase BLDC motor the internal maximum voltage limit is 18900 (0x49D4) instead.

analog.com Rev. 0 | 112 of 155

#### 0x18A, Block 0: MCC\_PID\_TORQUE\_FLUX\_LIMITS

Set maximum target absolute current for torque and flux PI controller.

BITS & NAME	TYPE & RESET	DESCRIPTION
[30:16] PID_TORQUE_LIMIT	RW, unsigned 0x7FFF	PID torque limit, limits the torque target value from torque target register and velocity controller output.
[14:0] PID_FLUX_LIMIT	RW, unsigned 0x7FFF	PID flux limit, limits the target values from Flux weakening controller and register.

#### 0x18B, Block 0: MCC\_PID\_VELOCITY\_LIMIT

Set maximum absolute velocity for velocity PI controller.

BITS & NAME	TYPE & RESET	DESCRIPTION
[30:0] PID_VELOCITY_LIMIT	RW, unsigned 0x7FFFFFFF	PID velocity limit, limits the velocity target value from velocity target register and position controller output.

## 0x18C, Block 0: MCC\_PID\_POSITION\_LIMIT\_LOW

Set minimum target position for position PI controller.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PID_POSITION_LIMIT_LOW	RW, signed 0x80000001	Position limit low, programmable position barrier.

#### 0x18D, Block 0: MCC\_PID\_POSITION\_LIMIT\_HIGH

Set maximum target position for position PI controller.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0]	RW, signed	Position limit high, programmable position barrier.
PID_POSITION_LIMIT_HIGH	0x7FFFFFF	. Solden mineringin, programmazio position burnon.

analog.com Rev. 0 | 113 of 155

#### 0x18E, Block 0: MCC\_PID\_TORQUE\_FLUX\_TARGET

PID target torque and target flux (for torque mode).

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] PID_TORQUE_TARGET	RW, signed 0x0000	PID Target torque (for torque mode).
[15:0] PID_FLUX_TARGET	RW, signed 0x0000	PID Target flux (for torque mode).

## 0x18F, Block 0: MCC\_PID\_TORQUE\_FLUX\_OFFSET

PID torque and flux offset.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	RW, signed	Torque offset for feed forward control.
PID_TORQUE_OFFSET	0x0000	Torque onset for feed forward control.
[15:0]	RW, signed	Flux offset for feed forward control.
PID_FLUX_OFFSET	0x0000	Triax criscitist rocu termana control.

## 0x190, Block 0: MCC\_PID\_VELOCITY\_TARGET

PID Target velocity (for velocity mode).

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PID_VELOCITY_TARGET	RW, signed 0x00000000	PID Target velocity (for velocity mode).

## 0x191, Block 0: MCC\_PID\_VELOCITY\_OFFSET

PID velocity offset for feed forward control.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PID_VELOCITY_OFFSET	RW, signed 0x00000000	PID velocity offset for feed forward control.

analog.com Rev. 0 | 114 of 155

#### 0x192, Block 0: MCC\_PID\_POSITION\_TARGET

Target position register (for position mode).

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PID_POSITION_TARGET	RW, signed 0x00000000	Target position register (for position mode).

## 0x193, Block 0: MCC\_PID\_TORQUE\_FLUX\_ACTUAL

PID actual torque and flux.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	R, signed	PID actual torque.
PID_TORQUE_ACTUAL	0x0000	i ib actual torque.
[15:0]	R, signed	PID actual flux.
PID_FLUX_ACTUAL	0x0000	T ID actual liux.

## 0x194, Block 0: MCC\_PID\_VELOCITY\_ACTUAL

PID actual velocity.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PID_VELOCITY_ACTUAL	R, signed 0x00000000	PID actual velocity.

## 0x195, Block 0: MCC\_PID\_POSITION\_ACTUAL

PID actual position.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PID_POSITION_ACTUAL	RW, signed 0x00000000	Actual multi turn position for positioning. WRITE on PID_POSITION_ACTUAL writes same value into PID_POSITION_TARGET to avoid unwanted move. Use offset to compensate.

analog.com Rev. 0 | 115 of 155

## 0x196, Block 0: MCC\_PID\_POSITION\_ACTUAL\_OFFSET

Offset for actual position.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PID_POSITION_ACTUAL_OF FSET	RW, signed 0x00000000	Offset for actual position.

## 0x197, Block 0: MCC\_PID\_TORQUE\_ERROR

PID torque error.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0] PID_TORQUE_ERROR	R, signed 0x0000	PID torque error.

#### 0x198, Block 0: MCC\_PID\_FLUX\_ERROR

PID flux error.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0] PID_FLUX_ERROR	R, signed 0x0000	PID flux error.

## 0x199, Block 0: MCC\_PID\_VELOCITY\_ERROR

PID velocity error.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PID_VELOCITY_ERROR	R, signed 0x00000000	PID velocity error.

#### 0x19A, Block 0: MCC\_PID\_POSITION\_ERROR

PID position error.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PID_POSITION_ERROR	R, signed 0x00000000	PID position error.

analog.com Rev. 0 | 116 of 155

## 0x19B, Block 0: MCC\_PID\_TORQUE\_INTEGRATOR

PID torque Integrator.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PID_TORQUE_INTEGRATOR	RW, signed 0x00000000	PID torque Integrator.

## 0x19C, Block 0: MCC\_PID\_FLUX\_INTEGRATOR

PID flux Integrator.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PID_FLUX_INTEGRATOR	RW, signed 0x00000000	PID flux Integrator.

## 0x19D, Block 0: MCC\_PID\_VELOCITY\_INTEGRATOR

PID velocity Integrator.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PID_VELOCITY_INTEGRATO	RW, signed 0x0000000	PID velocity Integrator.
R		

## 0x19E, Block 0: MCC\_PID\_POSITION\_INTEGRATOR

PID position Integrator.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PID_POSITION_INTEGRATO R	RW, signed 0x00000000	PID position Integrator.

**analog.com** Rev. 0 | 117 of 155

#### 0x1A0, Block 0: MCC\_PIDIN\_TORQUE\_FLUX\_TARGET

PID target torque and target flux for readback.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] PIDIN_TORQUE_TARGET	R, signed 0x0000	torque target before any filtering / limiting.
[15:0] PIDIN_FLUX_TARGET	R, signed 0x0000	flux target before any filtering / limiting

#### 0x1A1, Block 0: MCC\_PIDIN\_VELOCITY\_TARGET

PID target velocity for readback.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PIDIN_VELOCITY_TARGET	R, signed 0x00000000	velocity target before any filtering / limiting

## 0x1A2, Block 0: MCC\_PIDIN\_POSITION\_TARGET

PID target position for readback.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PIDIN_POSITION_TARGET	R, signed 0x00000000	position target before any filtering / limiting

#### 0x1A3, Block 0: MCC\_PIDIN\_TORQUE\_FLUX\_TARGET\_LIMITED

PID target torque and target flux after PID\_TORQUE\_FLUX\_LIMITS applied.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]  PIDIN_TORQUE_TARGET_LI MITED	R, signed 0x0000	torque target after limiter
[15:0] PIDIN_FLUX_TARGET_LIMIT ED	R, signed 0x0000	flux target after limiter

analog.com Rev. 0 | 118 of 155

#### 0x1A4, Block 0: MCC\_PIDIN\_VELOCITY\_TARGET\_LIMITED

PID target velocity after PID\_VELOCITY\_LIMIT applied.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PIDIN_VELOCITY_TARGET_ LIMITED	R, signed 0x00000000	velocity target after limiter

#### 0x1A5, Block 0: MCC\_PIDIN\_POSITION\_TARGET\_LIMITED

PID target position after PID\_POSITION\_LIMIT\_LOW and PID\_POSITION\_LIMIT\_HIGH applied.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] PIDIN_POSITION_TARGET_L IMITED	R, signed 0x00000000	Position target after limiter

#### 0x1A6, Block 0: MCC\_FOC\_IBETA\_IALPHA

Interim result of the FOC, IALPHA, and IBETA term.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] IBETA	R, signed 0x0000	Interim result of the FOC, IBETA term.
[15:0] IALPHA	R, signed 0x0000	Interim result of the FOC, IALPHA term.

#### 0x1A7, Block 0: MCC\_FOC\_IQ\_ID

Interim result of the FOC, ID, and IQ term.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] IQ	R, signed 0x0000	Interim result of the FOC, IQ term.
[15:0] ID	R, signed 0x0000	Interim result of the FOC, ID term.

analog.com Rev. 0 | 119 of 155

#### 0x1A8, Block 0: MCC\_FOC\_UQ\_UD

Interim result of the FOC, UD, and UQ term.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	R, signed	Interim result of the FOC, UQ term.
UQ	0x0000	michin result of the Fee, eq term.
[15:0] UD	R, signed 0x0000	Interim result of the FOC, UD term.

#### 0x1A9, Block 0: MCC\_FOC\_UQ\_UD\_LIMITED

Interim result of the FOC, UD, and UQ term. After PID\_UQ\_UD\_LIMITS applied.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	R, signed	Interim result of the FOC, UQ term limited.
UQ	0x0000	micimi result of the 1 00, 00 term inneed.
[15:0] UD	R, signed 0x0000	Interim result of the FOC, UD term limited.

#### 0x1AA, Block 0: MCC\_FOC\_UBETA\_UALPHA

Interim result of the FOC, UALPHA, and UBETA term.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	R, signed	Interim result of the FOC, UBETA term.
UBETA	0x0000	intenin result of the POO, OBETA term.
[15:0]	R, signed	Interim result of the FOC, UALPHA term.
UALPHA	0x0000	interim result of the rece, of the right term.

#### 0x1AB, Block 0: MCC\_FOC\_UWY\_UUX

Interim result of the FOC, UUX, and UWY term.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	R, signed	Interim result of the FOC, UWY term.
UWY	0x0000	interim result of the roo, own term.
[15:0]	R, signed 0x0000	Interim result of the FOC, UUX term.
UUX	0.0000	

analog.com Rev. 0 | 120 of 155

## 0x1AC, Block 0: MCC\_FOC\_UV

Interim result of the FOC, UV term.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0] UV	R, signed 0x0000	Interim result of the FOC, UV term.

## 0x1AD, Block 0: MCC\_PWM\_VX2\_UX1

Interim result PWM duty cycle UX1 and VX2.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] VX2	R, unsigned 0x0000	Interim result PWM VX2.
[15:0] UX1	R, unsigned 0x0000	Interim result PWM UX1.

## 0x1AE, Block 0: MCC\_PWM\_Y2\_WY1

Interim result PWM duty cycle WY1 and Y2.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] Y2	R, unsigned 0x0000	Interim result PWM Y2.
[15:0] <b>WY1</b>	R, unsigned 0x0000	Interim result PWM WY1.

## 0x1AF, Block 0: MCC\_VELOCITY\_FRQ

Actual velocity measured by fixed frequency sampling.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] VELOCITY FRQ	R, signed 0x00000000	Actual velocity measured by fixed frequency sampling.
122001121114		

analog.com Rev. 0 | 121 of 155

#### 0x1B0, Block 0: MCC\_VELOCITY\_PER

Actual velocity measured by period measurement.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] VELOCITY_PER	R, signed 0x00000000	Actual velocity measured by period measurement.

## 0x1C0, Block 0: MCC\_U\_S\_ACTUAL\_I\_S\_ACTUAL

Actual motor voltage and current.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	R, unsigned	Actual Motor voltage.
U_S_ACTUAL	0x0000	U_S_ACTUAL = sqrt(UD^2 + UQ^2)
[15:0]	R, unsigned	Actual Motor current.
I_S_ACTUAL	0x0000	I_S_ACTUAL = sqrt(ID^2 + IQ^2)

#### 0x1C1, Block 0: MCC\_P\_MOTOR

Actual Power applied to motor ( $P = U \times I$ ).

BITS & NAME T	TYPE & RESET	DESCRIPTION
	_	Actual Power applied to motor. P = U_S_ACTUAL × I_S_ACTUAL

#### 0x1C2, Block 0: MCC\_INPUTS\_RAW

Raw input signals PWM\_IN, DIR, STP, Digital Hall Inputs, and digital ABN encoder inputs as raw signals for direct read out for system setup and validation during development phase.

BITS & NAME	TYPE & RESET	DESCRIPTION
[22] HALL_W_FILT	R 0x0	Hall signal W after filter and reordering.
[21] HALL_V_FILT	R 0x0	Hall signal V after filter and reordering.
[20] HALL_U_FILT	R 0x0	Hall signal U after filter and reordering.

analog.com Rev. 0 | 122 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[15] ENI	R 0x0	DRV_ENABLE pin value.
[14] REF_SW_H	R 0x0	Home reference switch value. Directly from pin.
[13] REF_SW_L	R 0x0	Left reference switch value. Directly from pin.
[12] REF_SW_R	R 0x0	Right reference switch value. Directly from pin.
[10] HALL_W	R 0x0	Hall signal W. Directly from pin.
[9] HALL_V	R 0x0	Hall signal V. Directly from pin.
[8] HALL_U	R 0x0	Hall signal U. Directly from pin.
[2] ENC_N	R 0x0	Encoder signal N. Directly from pin.
[1] ENC_B	R 0x0	Encoder signal B. Directly from pin.
[0] ENC_A	R 0x0	Encoder signal A. Directly from pin.

## 0x1C3, Block 0: MCC\_OUTPUTS\_RAW

Raw output signals for each PWM channel high- and low-side.

BITS & NAME	TYPE & RESET	DESCRIPTION
[7] PWM_Y2_H	R 0x0	Value of PWM phase Y2 high side.
[6] PWM_Y2_L	R 0x0	Value of PWM phase Y2 low side.
[5] PWM_WY1_H	R 0x0	Value of PWM phase WY1 high side.

**analog.com** Rev. 0 | 123 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[4] PWM_WY1_L	R 0x0	Value of PWM phase WY1 low side.
[3] PWM_VX2_H	R 0x0	Value of PWM phase VX2 high side.
[2] PWM_VX2_L	R 0x0	Value of PWM phase VX2 low side.
[1] PWM_UX1_H	R 0x0	Value of PWM phase UX1 high side.
[0] PWM_UX1_L	R 0x0	Value of PWM phase UX1 low side.

#### 0x1C4, Block 0: MCC\_STATUS\_FLAGS

Status Flag BitVector Vector, individual status bits are set to '1' on error condition pulse '1' and remain '1' until they are cleared through register access; error condition '1' have priority over register write to clear access.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31]	RW, W1C 0x0	Change on DRV_ENABLE pin sets this bit to 1.
ENI	UNU UNU	
[28]	RW, W1C 0x0	Filtered encoder signal N = 1 sets this bit to 1.
ENC_N	UXU	
[26]	RW, W1C	Set to 1 if ADC current measurement is clipped.
ADC_I_CLIPPED	0x0	
[23]	RW, W1C	Ramper position reached. Only when motion controller is enabled and in
POSITION_REACHED	0x0	use.
[22]	RW, W1C	Set to 1 if home reference switch is 1. Directly connected to reference
REF_SW_H	0x0	switch pin.
[21]	RW, W1C	Set to 1 if right reference switch is 1. Directly connected to reference switch
REF_SW_R	0x0	pin.
[20]	RW, W1C	Set to 1 if left reference switch is 1. Directly connected to reference switch
REF_SW_L	0x0	pin.
[17]	RW, W1C	Set to 1 if any of the HS_FAULT or LS_FAULT of the MCC_GDRV_FAULT
SHORT	0x0	register are triggered.

**analog.com** Rev. 0 | 124 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[14] PID_FW_OUTPUT_LIMIT	RW, W1C 0x0	Set to 1 if field weakening PI controller output limit is active. Limit values are 0 and -PID_FLUX_LIMIT.
[13] VELOCITY_TRACKING_ERR OR	RW, W1C 0x0	Set to 1 if PI velocity controller error value is higher than MAX_VEL_DEVIATION.
[12] POSITION_TRACKING_ERR OR	RW, W1C 0x0	Set to 1 if PI position controller error value is higher than MAX_POS_DEVIATION.
[11] HALL_ERROR	RW, W1C 0x0	1 on hall_vector=000 or hall_vector=111
[9] PWM_SWITCH_LIMIT_ACTIV E	RW, W1C 0x0	One current is calculated with kirchhoff for 3 phase BLDC motor.
[8]  IPARK_VOLTLIM_LIMIT_U	RW, W1C 0x0	Ud or Uq are limited by PID_UQ_UD_LIMITS or internal maximum value
[7] PID_IQ_OUTPUT_LIMIT	RW, W1C 0x0	Set to 1 if PI torque controller output limiter is active. Output value is limited by PID_UQ_UD_LIMITS.
[6] PID_IQ_TARGET_LIMIT	RW, W1C 0x0	Set to 1 if PI torque controller target value limiter is active. Target value is limited by PID_TORQUE_LIMIT.
[5] PID_ID_OUTPUT_LIMIT	RW, W1C 0x0	Set to 1 if PI flux controller output limiter is active. Output value is limited by PID_UQ_UD_LIMITS.
[4] PID_ID_TARGET_LIMIT	RW, W1C 0x0	Set to 1 if PI flux controller target value limiter is active. Target value is limited by PID_FLUX_LIMIT.
[3] PID_V_OUTPUT_LIMIT	RW, W1C 0x0	Set to 1 if PI velocity controller output limiter is active. Output value is limited by PID_TORQUE_LIMIT.
[2] PID_V_TARGET_LIMIT	RW, W1C 0x0	Set to 1 if PI velocity controller target value limiter is active. Target value is limited by PID_VELOCITY_LIMIT.
[1] PID_X_OUTPUT_LIMIT	RW, W1C 0x0	Set to 1 if PI position controller output limiter is active. Output value is limited by PID_VELOCITY_LIMIT.
[0] PID_X_TARGET_LIMIT	RW, W1C 0x0	Set to 1 if PI position controller target value limiter is active. Target value is limited by PID_POSITION_LIMIT_HIGH or PID_POSITION_LIMIT_LOW.

**analog.com** Rev. 0 | 125 of 155

## 0x1E3, Block 0: MCC\_GDRV\_HW

Controls the general gate driver setup.

BITS & NAME	TYPE & RESET	DESCRIPTION	
[28] HS_AS_LS_Y2	RW 0x0	Treats the FET connected to Y2 HS as being on the low side instead of the high side, set to 1 if the FETs on Y2 are operated independently and the HS FET is between the load and ground instead of the load and the supply voltage.	
[25] BIAS_EN	RW 0x0	Enables the internal analog bias voltage for the gatedriver. Enable before using any gatedriver functionality	
[24] CHARGEPUMP_EN	RW 0x0	Gatedriver chargepump, enable to charge the bootstrap capacitors independently from the PWM switching events. Recommended to be turned on to allow for 100% duty cycle.	
[11] BST_SW_CP_EN	RW 0x0	Internal chargepump for an active switch to charge the bootstrap capacitors. If turned off the caps are charged by a diode, thus this should be turned on to improve efficiency.	
	0: OFF 1: ON	Chargepump Disabled Chargepump Enabled	
	RW 0x0 0: LIM 45MA	Defines the maximum BST cap charge current.  45mA	
[10:8] BST_ILIM_MAX	1: LIM_43MA 2: LIM_91MA 3: LIM_191MA 4: LIM_267MA 5: LIM_292MA 6: LIM_341MA 7: LIM_391MA	91mA A 141mA A 191mA A 267mA A 292mA A 341mA	
[7] VS_UVLO_CMP_EN	RW 0x0	Turn on the VS comparator which checks for VS undervoltage conditions.	
[6] VDRV_UVLO_CMP_EN	RW 0x0	Turn on the VDRV comparator which checks for VDRV undervoltage conditions.	
[5] HS_OCP_CMP_EN	RW 0x0	Turn on the high-side overcurrent comparator. Required to be set to detect OCP events.	
[4] LS_OCP_CMP_EN	RW 0x0	Turn on the low-side overcurrent comparator. Required to be set to detect OCP events.	
[3]	RW 0x0	Enable Bridge Y2	
BRIDGE_ENABLE_Y2	0: DISABLED 1: ENABLED	Both high- and low-side are not driven and pulled down. Bridge is driven according to the PWM configuration	
[2]	RW 0x0	Enable Bridge WY1	
BRIDGE_ENABLE_W	0: DISABLED 1: ENABLED	Both high- and low-side are not driven and pulled down. Bridge is driven according to the PWM configuration	

**analog.com** Rev. 0 | 126 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[1]	RW 0x0	Enable Bridge VX2
BRIDGE_ENABLE_V	0: DISABLED 1: ENABLED	Both high- and low-side are not driven and pulled down. Bridge is driven according to the PWM configuration
[0]	RW 0x0	Enable Bridge UX1
BRIDGE_ENABLE_U	0: DISABLED 1: ENABLED	Both high- and low-side are not driven and pulled down. Bridge is driven according to the PWM configuration

## 0x1E4, Block 0: MCC\_GDRV\_CFG

Controls the gate driver behavior and current settings.

BITS & NAME	TYPE & RESET	DESCRIPTION
	RW 0x0	Sets the VS undervoltage level.
[23:20] VS_UVLO_LVL	0: VSUVLO_4 1: VSUVLO_4 2: VSUVLO_5 4: VSUVLO_5 5: VSUVLO_5 6: VSUVLO_5 7: VSUVLO_6 8: VSUVLO_6 9: VSUVLO_6 10: VSUVLO_6 11: VSUVLO_6 12: VSUVLO_7 13: VSUVLO_7 14: VSUVLO_7 15: VSUVLO_8	4.6V 8 4.8V 50 5.0V 52 5.2V 64 5.4V 66 5.6V 68 5.8V 60 6.0V 63 6.3V 66 6.6V 69 6.9V 72 7.2V 75 7.5V 78 7.8V
[17] ADAPTIVE_MODE_Y2	RW 0x1	If enabled, the discharge cycle of the high-/low-side FET is shortened monitoring the gate voltage of it. If enabled, the T_DRIVE_SINK acts as an upper boundary instead of a fixed time.
[16] ADAPTIVE_MODE_UVW	RW 0x1	If enabled, the discharge cycle of the high-/low-side FET is shortened monitoring the gate voltage of it. If enabled, the T_DRIVE_SINK acts as an upper boundary instead of a fixed time.

**analog.com** Rev. 0 | 127 of 155

BITS & NAME	TYPE & RESET		DESCRIPTION
	RW	Limits the m	naximum source current that is used to charge the MOSFET
	0x0	gate.	
	0: SOURCE 2	1 25MA	25mA
	1: SOURCE_5		50mA
	2: SOURCE_8		80mA
	3: SOURCE_1		105mA
[15:12]	4: SOURCE_1 5: SOURCE_1		135mA 160mA
	6: SOURCE_1		190mA
IGATE_SOURCE_Y2	7: SOURCE 2		215mA
	8: SOURCE_2		290mA
	9: SOURCE_3		360mA
	10: SOURCE_4		430mA
	11: SOURCE_5 12: SOURCE_6		500mA 625mA
	13: SOURCE 7		755mA
	14: SOURCE 8		885mA
	15: SOURCE_1	1000MA	1000mA
	RW	Limits the m	naximum sink current that is used to discharge the MOSFET
	0x0	gate.	
	0: SINK_50MA	Δ	50mA
	1: SINK 100M		100mA
	2: SINK 160M		160mA
	3: SINK_210M		210mA
[11:8]	4: SINK_270N		270mA
[11.0]	5: SINK_320N		320mA
IGATE_SINK_Y2	6: SINK_380M 7: SINK 430M		380mA 430mA
	8: SINK_580M		580mA
	9: SINK 720M		720mA
	10: SINK_860M		860mA
	11: SINK_1000		1000mA
	12: SINK_1250 13: SINK 1510		1250mA 1510mA
	14: SINK_1770		1770mA
	15: SINK 2000		2000mA
	RW	Limits the m	naximum source current that is used to charge the MOSFET
	0x0	gate.	
	0. SOURCE (	25144	25mA
	0: SOURCE_2 1: SOURCE 5		50mA
	2: SOURCE_8		80mA
	3: SOURCE_1		105mA
[7:4]	4: SOURCE_1		135mA
[7.4]	5: SOURCE_1		160mA
IGATE_SOURCE_UVW	6: SOURCE_1 7: SOURCE 2		190 mA 215mA
	8: SOURCE_2		290mA
	9: SOURCE_3		360mA
	10: SOURCE_4	430MA	430mA
	11: SOURCE_5		500mA
	12: SOURCE_6 13: SOURCE 7		625mA
	13: SOURCE_7 14: SOURCE_8		755mA 885mA
	15: SOURCE 1		1000mA

**analog.com** Rev. 0 | 128 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
	RW 0x0	Limits the maximum sink current that is used to discharge the MOSFET gate.
	0: SINK_50I 1: SINK_10I 2: SINK_16I 3: SINK_21I	DMA 100mA DMA 160mA
[3:0]	4: SINK_27( 5: SINK_32(	DMA 320mA
IGATE_SINK_UVW	6: SINK_38 7: SINK_43 8: SINK 58	DMA 430mA
	9: SINK_72( 10: SINK 86(	DMA 720mA
	11: SINK_100	50MA 1250mA
	13: SINK_15 14: SINK_17 15: SINK_20	70MA 1770mA

## 0x1E9, Block 0: MCC\_GDRV\_TIMING

Sets the T\_DRIVE sink and source times for all channels.

BITS & NAME	TYPE & RESET	DESCRIPTION			
[31:24]	RW, unsigned	Charge time of the MOSFET. During this time, the full gate drive current is applied. The applied time is defined as "(1s / PWM_CLK) × (2 × TDRIVE +			
T_DRIVE_SOURCE_Y2	0xFF	5)"			
[23:16]	RW, unsigned	Discharge time of the MOSFET. During this time, the full gate drive current is applied. The applied time is defined as "(1s / PWM CLK) × (2 × TDRIVE			
T_DRIVE_SINK_Y2	0xFF	+ 5)".			
[15:8]	RW, unsigned	Charge time of the MOSFET. During this time, the full gate drive current is applied. The applied time is defined as "(1s / PWM_CLK) × (2 × TDRIVE +			
T_DRIVE_SOURCE_UVW	0xFF	5)"			
[7:0]	RW, unsigned	Discharge time of the MOSFET. During this time, the full gate drive current is applied. The applied time is defined as "(1s / PWM CLK) × (2 × TDRIVE			
T_DRIVE_SINK_UVW	0xFF	+ 5)".			

## 0x1EA, Block 0: MCC\_GDRV\_BBM

Controls the BBM\_L and BBM\_H times for all channels.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:24] BBM_H_Y2	RW, unsigned 0x14	Break Before Make time "(1s / PWM_CLK) × (BBM + 1)" for high-side MOSFET gate control. Applies before switching from low to high. Works with both external and internal gate driver, however with internal gate driver it should usually be set to zero in favor of T_DRIVE.

**analog.com** Rev. 0 | 129 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[23:16]	RW, unsigned	Break Before Make time "(1s / PWM_CLK) × (BBM + 1)" for low-side MOSFET gate control. Applies before switching from high to low. Works
BBM_L_Y2	0x14	with both external and internal gate driver, however with internal gate driver it should usually be set to zero in favor of T_DRIVE.
[15:8] BBM_H_UVW	RW, unsigned 0x14	Break Before Make time "(1s / PWM_CLK) × (BBM + 1)" for high-side MOSFET gate control. Applies before switching from low to high. Works with both external and internal gate driver, however with internal gate driver it should usually be set to zero in favor of T_DRIVE.
[7:0] BBM_L_UVW	RW, unsigned 0x14	Break Before Make time "(1s / PWM_CLK) × (BBM + 1)" for low-side MOS-FET gate control. Applies before switching from high to low. Works with both external and internal gate driver, however with internal gate driver it should usually be set to zero in favor of T_DRIVE.

## 0x1EB, Block 0: MCC\_GDRV\_PROT

Contains the general and VGS related protection settings.

BITS & NAME	TYPE & RESET	DESCRIPTION
[28]	RW 0x0	If a fault on any phase occur, force the PWM on phases to low.
TERM_PWM_ON_SHORT	0: OFF 1: ON	Keep PWM running for other phases Terminate PWM for other phases
[23:22]	RW 0x0	Specifies the number of retries that occurs after any fault has been detected. A retry happens every PWM cycle.
HS_RETRIES_Y2	0: OFF 1: ONE 2: TWO 3: THREE	No Retries 1 Retry 2 Retries 3 Retries
[21:20]	RW 0x0	Specifies the number of retries that occurs after any fault has been detected. A retry happens every PWM cycle.
LS_RETRIES_Y2	0: OFF 1: ONE 2: TWO 3: THREE	No Retries 1 Retry 2 Retries 3 Retries
[19:18]	RW 0x0	Specifies the number of retries that occurs after any fault has been detected. A retry happens every PWM cycle.
HS_RETRIES_UVW	0: OFF 1: ONE 2: TWO 3: THREE	No Retries 1 Retry 2 Retries 3 Retries
[17:16]	RW 0x0	Specifies the number of retries that occurs after any fault has been detected. A retry happens every PWM cycle.
LS_RETRIES_UVW	0: OFF 1: ONE 2: TWO 3: THREE	No Retries 1 Retry 2 Retries 3 Retries

**analog.com** Rev. 0 | 130 of 155

BITS & NAME	TYPE & RESET		DESCRIPTION
[40,40]	RW 0x0	VGS Short Blanking Time	
[13:12]			
VGS_BLANKING_Y2	0: BLK_OFF		
	1: BLK_2500 2: BLK 5000		
	3: BLK_3000		
	RW	VGS Short Deglitch Time	
	0x0		
[40.0]	0: DEG_OF		
[10:8]	1: DEG_250	NS 0.25us	
VGS_DEGLITCH_Y2	2: DEG_500	NS 0.5us	
	3: DEG_100 4: DEG 200		
	5: DEG_200		
	6: DEG 600		
	7: DEG_800		
	RW	VGS Short Blanking Time	
[5:4]	0x0		
VGS_BLANKING_UVW	0: BLK_OFF		
VOS_BEANKING_OVV	1: BLK_250		
	2: BLK_500		
	3: BLK_1000	VGS Short Deglitch Time	
	0x0	VGS Short Degilich Tille	
	OXO		
[3:0]	0: DEG_OF		
[2:0]	1: DEG_250		
VGS_DEGLITCH_UVW	2: DEG_500		
	3: DEG_100 4: DEG_200		
	4: DEG_200 5: DEG 400		
	6: DEG_400		
	7: DEG_800		

**analog.com** Rev. 0 | 131 of 155

## 0x1EC, Block 0: MCC\_GDRV\_OCP\_UVW

Configures the overcurrent protection for phases U, V and W.

BITS & NAME	TYPE & RESET	DESCRIPTION
	RW 0x0	Threshold of the overcurrent protection.
[27:24] HS_OCP_THRES_UVW	0: THRES_63 1: THRES_12 2: THRES_18 3: THRES_24 4: THRES_31 5: THRES_37 6: THRES_43 7: THRES_50 8: THRES_70 9: THRES_94 10: THRES_11 11: THRES_14 12: THRES_16 13: THRES_18 14: THRES_21 15: THRES_23	5MV 125mV 7MV 187mV 8MV 248mV 2MV 312mV 4MV 374mV 4MV 434mV 504mV 50MV 705mV 0MV 940mV 80MV 1180mV 10MV 1410mV 50MV 1880mV 10MV 2110mV
	RW 0x0	OCP Blanking Time
[22:20]	0: BLK_OFF 1: BLK_250N	Off 0.25us
HS_OCP_BLANKING_UVW	2: BLK_500NS 3: BLK_1000N 4: BLK_2000N	IS 1us
	5: BLK_4000N 6: BLK_6000N 7: BLK_8000N	NS 4us NS 6us
	RW 0x0	OCP Deglitch Time
[18:16]	0: DEG_OFF 1: DEG_250N	
HS_OCP_DEGLITCH_UVW	2: DEG_500N 3: DEG_1000 4: DEG_2000 5: DEG_4000 6: DEG_6000 7: DEG_8000	NS 1us NS 2us NS 4us NS 6us
[15] LS_OCP_USE_VDS_UVW	RW 0x0	Switches between shunt and RDSon measurement

**analog.com** Rev. 0 | 132 of 155

BITS & NAME	TYPE & RESET		DESCRIPTION
	RW 0x0	Threshold o	of the low-side overcurrent protection.
[11:8] LS_OCP_THRES_UVW	11: THRES_5 12: THRES_6 13: THRES_7 14: THRES_8	95_125MV 50_187MV 30_248MV 15_312MV 00_374MV 32_434MV 60_504MV 25_705MV	80mV (SHUNT), 63mV (VDS) 165mV (SHUNT), 125mV (VDS) 250mV (SHUNT), 187mV (VDS) 330mV (SHUNT), 248mV (VDS) 415mV (SHUNT), 312mV (VDS) 500mV (SHUNT), 374mV (VDS) 582mV (SHUNT), 434mV (VDS) 660mV (SHUNT), 504mV (VDS) 125mV (SHUNT), 705mV (VDS) 250mV (SHUNT), 940mV (VDS) 375mV (SHUNT), 1180mV (VDS) 500mV (SHUNT), 1410mV (VDS) 625mV (SHUNT), 1650mV (VDS) 750mV (SHUNT), 1880mV (VDS) 873mV (SHUNT), 2110mV (VDS) 1000mV (SHUNT), 2350mV (VDS)
	RW 0x0	OCP Blanki	
[6:4]	0: BLK_OFF 1: BLK_250N		Off 0.25us
LS_OCP_BLANKING_UVW	2: BLK_500N 3: BLK_1000 4: BLK_2000 5: BLK 4000	NS NS	0.5us 1us 2us
	6: BLK_6000 7: BLK_8000	NS	4us 6us 8us
	RW 0x0	OCP Deglite	ch Time
[2:0]	0: DEG_OFF 1: DEG_2501	NS	Off 0.25us
LS_OCP_DEGLITCH_UVW	2: DEG_5001 3: DEG_1000 4: DEG_2000 5: DEG_4000	NS NS	0.5us 1us 2us 4us
	6: DEG_6000 7: DEG_8000	NS	6us 8us

**analog.com** Rev. 0 | 133 of 155

## 0x1ED, Block 0: MCC\_GDRV\_OCP\_Y2

Configures the overcurrent protection for phase Y2.

BITS & NAME	TYPE & RESET	DESCRIPTION
	RW 0x0	Threshold of the overcurrent protection.
[27:24] HS_OCP_THRES_Y2	0: THRES_63 1: THRES_12 2: THRES_18 3: THRES_24 4: THRES_37 6: THRES_43 7: THRES_50 8: THRES_70 9: THRES_94 10: THRES_11 11: THRES_14 12: THRES_16 13: THRES_18	15MV 125mV 17MV 187mV 8MV 248mV 2MV 312mV 4MV 374mV 4MV 434mV 4MV 504mV 15MV 705mV 0MV 940mV 80MV 1180mV 10MV 1410mV 150MV 1650mV
	14: THRES_21 15: THRES_23 RW	10MV 2110mV
	0x0 0: BLK OFF	off
[22:20] HS_OCP_BLANKING_Y2	0: BLK_OFF 1: BLK_250N\$ 2: BLK_500N\$ 3: BLK_1000N 4: BLK_2000N 5: BLK_4000N 6: BLK_6000N 7: BLK 8000N	S 0.25us S 0.5us NS 1us NS 2us NS 4us NS 6us
	RW 0x0	OCP Deglitch Time
[18:16] HS_OCP_DEGLITCH_Y2	0: DEG_OFF 1: DEG_250N 2: DEG_500N 3: DEG_10000	IS 0.5us NS 1us
	4: DEG_2000 5: DEG_4000 6: DEG_6000 7: DEG_8000	NS 4us NS 6us
[15] LS_OCP_USE_VDS_Y2	RW 0x0	Switches between shunt and RDSon measurement

**analog.com** Rev. 0 | 134 of 155

BITS & NAME	TYPE & RESET		DESCRIPTION
	RW 0x0	Threshold o	of the low-side overcurrent protection.
[11:8]	_	65_125MV 50_187MV 30_248MV 15_312MV 00_374MV	80mV (SHUNT), 63mV (VDS) 165mV (SHUNT), 125mV (VDS) 250mV (SHUNT), 187mV (VDS) 330mV (SHUNT), 248mV (VDS) 415mV (SHUNT), 312mV (VDS) 500mV (SHUNT), 374mV (VDS) 582mV (SHUNT), 434mV (VDS)
LS_OCP_THRES_Y2	7: THRES_6 8: THRES_1 9: THRES_2 10: THRES_3 11: THRES_5 12: THRES_6 13: THRES_7 14: THRES_8 15: THRES_1	60_504MV 25_705MV 50_940MV 75_1180MV 00_1410MV 25_1650MV 50_1880MV 73_2110MV 000_2350MV	660mV (SHUNT), 504mV (VDS)  125mV (SHUNT), 705mV (VDS)  250mV (SHUNT), 940mV (VDS)  375mV (SHUNT), 1180mV (VDS)  500mV (SHUNT), 1410mV (VDS)  625mV (SHUNT), 1650mV (VDS)  750mV (SHUNT), 1880mV (VDS)  873mV (SHUNT), 2110mV (VDS)  1000mV (SHUNT), 2350mV (VDS)
	RW 0x0	OCP Blanki	ing Time
[6:4]	0: BLK_OFF 1: BLK_250N		off 0.25us
LS_OCP_BLANKING_Y2	2: BLK_500N 3: BLK_1000 4: BLK_2000 5: BLK_4000 6: BLK_6000 7: BLK_8000	INS INS INS INS	0.5us 1us 2us 4us 6us 8us
	RW 0x0	OCP Deglite	ch Time
[2:0]	0: DEG_OFF 1: DEG_250	NS	off 0.25us
LS_OCP_DEGLITCH_Y2	2: DEG_500l 3: DEG_1000 4: DEG_2000 5: DEG_4000 6: DEG_6000	ONS ONS ONS	0.5us 1us 2us 4us 6us
	7: DEG_8000	ONS	8us

## 0x1EE, Block 0: MCC\_GDRV\_PROT\_EN

Enables the protection mechanism for the different fault events, note that the fault needs to be set in MCC\_GDRV\_STATUS\_EN too.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31]	RW	Disables the gate driver on VS undervoltage event occurs and the
VS_UVLO_PROT	0x0	respective MCC_GDRV_STATUS_EN bit is enabled.
[29]	RW	Disables the gate driver on VDRV undervoltage event occurs and the
VDRV_UVLO_PROT	0x0	respective MCC_GDRV_STATUS_EN bit is enabled.

**analog.com** Rev. 0 | 135 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[27] HS_VGS_ON_SHORT_PROT _Y2	RW 0x0	Disables the gate driver if a gate short event occurs while the gate is turned on and the respective MCC_GDRV_STATUS_EN bit is enabled.
[26] HS_VGS_ON_SHORT_PROT _W	RW 0x0	Disables the gate driver if a gate short event occurs while the gate is turned on and the respective MCC_GDRV_STATUS_EN bit is enabled.
[25] HS_VGS_ON_SHORT_PROT _V	RW 0x0	Disables the gate driver if a gate short event occurs while the gate is turned on and the respective MCC_GDRV_STATUS_EN bit is enabled.
[24] HS_VGS_ON_SHORT_PROT _U	RW 0x0	Disables the gate driver if a gate short event occurs while the gate is turned on and the respective MCC_GDRV_STATUS_EN bit is enabled.
[23] HS_VGS_OFF_SHORT_PRO T_Y2	RW 0x0	Disables the gate driver if a gate short event occurs while the gate is turned off and the respective MCC_GDRV_STATUS_EN bit is enabled.
[22] HS_VGS_OFF_SHORT_PRO T_W	RW 0x0	Disables the gate driver if a gate short event occurs while the gate is turned off and the respective MCC_GDRV_STATUS_EN bit is enabled.
[21] HS_VGS_OFF_SHORT_PRO T_V	RW 0x0	Disables the gate driver if a gate short event occurs while the gate is turned off and the respective MCC_GDRV_STATUS_EN bit is enabled.
[20] HS_VGS_OFF_SHORT_PRO T_U	RW 0x0	Disables the gate driver if a gate short event occurs while the gate is turned off and the respective MCC_GDRV_STATUS_EN bit is enabled.
[19] HS_SHORT_PROT_Y2	RW 0x0	Disables the channel if an overcurrent event occurs and the respective MCC_GDRV_STATUS_EN bit is enabled.
[18] HS_SHORT_PROT_W	RW 0x0	Disables the channel if an overcurrent event occurs and the respective MCC_GDRV_STATUS_EN bit is enabled.
[17] HS_SHORT_PROT_V	RW 0x0	Disables the channel if an overcurrent event occurs and the respective MCC_GDRV_STATUS_EN bit is enabled.
[16] HS_SHORT_PROT_U	RW 0x0	Disables the channel if an overcurrent event occurs and the respective MCC_GDRV_STATUS_EN bit is enabled.
[15] BST_UVLO_PROT_Y2	RW 0x0	Disables the affected phase if a bootstrap capacitor undervoltage event occurs and the respective MCC_GDRV_STATUS_EN bit is enabled.
[14] BST_UVLO_PROT_W	RW 0x0	Disables the affected phase if a bootstrap capacitor undervoltage event occurs and the respective MCC_GDRV_STATUS_EN bit is enabled.

**analog.com** Rev. 0 | 136 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[13] BST_UVLO_PROT_V	RW 0x0	Disables the affected phase if a bootstrap capacitor undervoltage event occurs and the respective MCC_GDRV_STATUS_EN bit is enabled.
[12] BST_UVLO_PROT_U	RW 0x0	Disables the affected phase if a bootstrap capacitor undervoltage event occurs and the respective MCC_GDRV_STATUS_EN bit is enabled.
[11] LS_VGS_ON_SHORT_PROT_ Y2	RW 0x0	Disables the gate driver if a gate short event occurs while the gate is turned on and the respective MCC_GDRV_STATUS_EN bit is enabled.
[10] LS_VGS_ON_SHORT_PROT_ W	RW 0x0	Disables the gate driver if a gate short event occurs while the gate is turned on and the respective MCC_GDRV_STATUS_EN bit is enabled.
[9] LS_VGS_ON_SHORT_PROT_ V	RW 0x0	Disables the gate driver if a gate short event occurs while the gate is turned on and the respective MCC_GDRV_STATUS_EN bit is enabled.
[8] LS_VGS_ON_SHORT_PROT_ U	RW 0x0	Disables the gate driver if a gate short event occurs while the gate is turned on and the respective MCC_GDRV_STATUS_EN bit is enabled.
LS_VGS_OFF_SHORT_PROT _Y2	RW 0x0	Disables the gate driver if a gate short event occurs while the gate is turned off and the respective MCC_GDRV_STATUS_EN bit is enabled.
[6] LS_VGS_OFF_SHORT_PROT _W	RW 0x0	Disables the gate driver if a gate short event occurs while the gate is turned off and the respective MCC_GDRV_STATUS_EN bit is enabled.
[5] LS_VGS_OFF_SHORT_PROT _V	RW 0x0	Disables the gate driver if a gate short event occurs while the gate is turned off and the respective MCC_GDRV_STATUS_EN bit is enabled.
[4] LS_VGS_OFF_SHORT_PROT _U	RW 0x0	Disables the gate driver if a gate short event occurs while the gate is turned off and the respective MCC_GDRV_STATUS_EN bit is enabled.
[3] LS_SHORT_PROT_Y2	RW 0x0	Disables the channel if an overcurrent event occurs and the respective MCC_GDRV_STATUS_EN bit is enabled.
[2] LS_SHORT_PROT_W	RW 0x0	Disables the channel if an overcurrent event occurs and the respective MCC_GDRV_STATUS_EN bit is enabled.
[1] LS_SHORT_PROT_V	RW 0x0	Disables the channel if an overcurrent event occurs and the respective MCC_GDRV_STATUS_EN bit is enabled.
[0] LS_SHORT_PROT_U	RW 0x0	Disables the channel if an overcurrent event occurs and the respective MCC_GDRV_STATUS_EN bit is enabled.

**analog.com** Rev. 0 | 137 of 155

## 0x1EF, Block 0: MCC\_GDRV\_STATUS\_EN

Enables the reporting of the different fault events. Required to be activated to get any feedback of the fault status and enable the internal protections.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31] VS_UVLO_EN	RW 0x1	If not set, any reporting or action regarding the VS undervoltage event is disabled.
[30] VDRV_UVLWRN_EN	RW 0x1	If not set, any reporting or action regarding the VDRV undervoltage warning event is disabled.
[29] VDRV_UVLO_EN	RW 0x1	If not set, any reporting or action regarding the VDRV undervoltage event is disabled.
[27] HS_VGS_ON_SHORT_EN_Y2	RW 0x1	If not set, any reporting or action regarding the gate short event while the gate is turned on is disabled.
[26] HS_VGS_ON_SHORT_EN_W	RW 0x1	If not set, any reporting or action regarding the gate short event while the gate is turned on is disabled.
[25] HS_VGS_ON_SHORT_EN_V	RW 0x1	If not set, any reporting or action regarding the gate short event while the gate is turned on is disabled.
[24] HS_VGS_ON_SHORT_EN_U	RW 0x1	If not set, any reporting or action regarding the gate short event while the gate is turned on is disabled.
[23] HS_VGS_OFF_SHORT_EN_Y 2	RW 0x1	If not set, any reporting or action regarding the gate short event while the gate is turned off is disabled.
[22] HS_VGS_OFF_SHORT_EN_ W	RW 0x1	If not set, any reporting or action regarding the gate short event while the gate is turned off is disabled.
[21] HS_VGS_OFF_SHORT_EN_V	RW 0x1	If not set, any reporting or action regarding the gate short event while the gate is turned off is disabled.
[20] HS_VGS_OFF_SHORT_EN_U	RW 0x1	If not set, any reporting or action regarding the gate short event while the gate is turned off is disabled.
[19] HS_SHORT_EN_Y2	RW 0x1	If not set, any reporting or action regarding the overcurrent event is disabled.
[18] HS_SHORT_EN_W	RW 0x1	If not set, any reporting or action regarding the overcurrent event is disabled.

**analog.com** Rev. 0 | 138 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[17] HS_SHORT_EN_V	RW 0x1	If not set, any reporting or action regarding the overcurrent event is disabled.
[16] HS_SHORT_EN_U	RW 0x1	If not set, any reporting or action regarding the overcurrent event is disabled.
[15] BST_UVLO_EN_Y2	RW 0x1	If not set, any reporting or action regarding the bootstrap capacitor undervoltage event is disabled.
[14] BST_UVLO_EN_W	RW 0x1	If not set, any reporting or action regarding the bootstrap capacitor undervoltage event is disabled.
[13] BST_UVLO_EN_V	RW 0x1	If not set, any reporting or action regarding the bootstrap capacitor undervoltage event is disabled.
[12] BST_UVLO_EN_U	RW 0x1	If not set, any reporting or action regarding the bootstrap capacitor undervoltage event is disabled.
[11] LS_VGS_ON_SHORT_EN_Y2	RW 0x1	If not set, any reporting or action regarding the gate short event while the gate is turned on is disabled.
[10] LS_VGS_ON_SHORT_EN_W	RW 0x1	If not set, any reporting or action regarding the gate short event while the gate is turned on is disabled.
[9] LS_VGS_ON_SHORT_EN_V	RW 0x1	If not set, any reporting or action regarding the gate short event while the gate is turned on is disabled.
[8] LS_VGS_ON_SHORT_EN_U	RW 0x1	If not set, any reporting or action regarding the gate short event while the gate is turned on is disabled.
[7] LS_VGS_OFF_SHORT_EN_Y 2	RW 0x1	If not set, any reporting or action regarding the gate short event while the gate is turned off is disabled.
[6] LS_VGS_OFF_SHORT_EN_ W	RW 0x1	If not set, any reporting or action regarding the gate short event while the gate is turned off is disabled.
[5] LS_VGS_OFF_SHORT_EN_V	RW 0x1	If not set, any reporting or action regarding the gate short event while the gate is turned off is disabled.
[4] LS_VGS_OFF_SHORT_EN_U	RW 0x1	If not set, any reporting or action regarding the gate short event while the gate is turned off is disabled.
[3] LS_SHORT_EN_Y2	RW 0x1	If not set, any reporting or action regarding the overcurrent event is disabled.

**analog.com** Rev. 0 | 139 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[2] LS_SHORT_EN_W	RW 0x1	If not set, any reporting or action regarding the overcurrent event is disabled.
[1] LS_SHORT_EN_V	RW 0x1	If not set, any reporting or action regarding the overcurrent event is disabled.
[0] LS_SHORT_EN_U	RW 0x1	If not set, any reporting or action regarding the overcurrent event is disabled.

## 0x1F0, Block 0: MCC\_GDRV\_STATUS

Contains the status of the different fault events.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31] VS_UVLO	RW, W1C 0x0	Undervoltage condition of VS (supply voltage)
[30] VDRV_UVLWRN	RW, W1C 0x0	Low voltage warning condition of VDRV (gatedrive voltage)
[29] VDRV_UVLO	RW, W1C 0x0	Undervoltage condition of VDRV (gatedrive voltage)
[27] HS_VGS_ON_SHORT_Y2	RW, W1C 0x0	Status of the gate short detection while the gate is turned on
[26] HS_VGS_ON_SHORT_W	RW, W1C 0x0	Status of the gate short detection while the gate is turned on
[25] HS_VGS_ON_SHORT_V	RW, W1C 0x0	Status of the gate short detection while the gate is turned on
[24] HS_VGS_ON_SHORT_U	RW, W1C 0x0	Status of the gate short detection while the gate is turned on
[23] HS_VGS_OFF_SHORT_Y2	RW, W1C 0x0	Status of the gate short detection while the gate is turned off
[22] HS_VGS_OFF_SHORT_W	RW, W1C 0x0	Status of the gate short detection while the gate is turned off
[21] HS_VGS_OFF_SHORT_V	RW, W1C 0x0	Status of the gate short detection while the gate is turned off

**analog.com** Rev. 0 | 140 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[20] HS_VGS_OFF_SHORT_U	RW, W1C 0x0	Status of the gate short detection while the gate is turned off
[19] HS_SHORT_Y2	RW, W1C 0x0	Status of the overcurrent protection
[18] HS_SHORT_W	RW, W1C 0x0	Status of the overcurrent protection
[17] HS_SHORT_V	RW, W1C 0x0	Status of the overcurrent protection
[16] HS_SHORT_U	RW, W1C 0x0	Status of the overcurrent protection
[15] BST_UVLO_Y2	RW, W1C 0x0	Undervoltage condition of the bootstrap cap on phase Y2
[14] BST_UVLO_W	RW, W1C 0x0	Undervoltage condition of the bootstrap cap on phase W
[13] BST_UVLO_V	RW, W1C 0x0	Undervoltage condition of the bootstrap cap on phase V
[12] BST_UVLO_U	RW, W1C 0x0	Undervoltage condition of the bootstrap cap on phase U
[11] LS_VGS_ON_SHORT_Y2	RW, W1C 0x0	Status of the gate short detection while the gate is turned on
[10] LS_VGS_ON_SHORT_W	RW, W1C 0x0	Status of the gate short detection while the gate is turned on
[9] LS_VGS_ON_SHORT_V	RW, W1C 0x0	Status of the gate short detection while the gate is turned on
[8] LS_VGS_ON_SHORT_U	RW, W1C 0x0	Status of the gate short detection while the gate is turned on
[7] LS_VGS_OFF_SHORT_Y2	RW, W1C 0x0	Status of the gate short detection while the gate is turned off
[6] LS_VGS_OFF_SHORT_W	RW, W1C 0x0	Status of the gate short detection while the gate is turned off
[5] LS_VGS_OFF_SHORT_V	RW, W1C 0x0	Status of the gate short detection while the gate is turned off

**analog.com** Rev. 0 | 141 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[4] LS_VGS_OFF_SHORT_U	RW, W1C 0x0	Status of the gate short detection while the gate is turned off
[3] LS_SHORT_Y2	RW, W1C 0x0	Status of the overcurrent protection
[2] LS_SHORT_W	RW, W1C 0x0	Status of the overcurrent protection
[1] LS_SHORT_V	RW, W1C 0x0	Status of the overcurrent protection
[0] LS_SHORT_U	RW, W1C 0x0	Status of the overcurrent protection

## 0x1F1, Block 0: MCC\_GDRV\_FAULT

Contains the status of the different fault events.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31] VS_UVLO_STS	R 0x0	Undervoltage condition of VS (supply voltage)
[30] VDRV_UVLWRN_STS	R 0x0	Low voltage warning condition of VDRV (gatedrive voltage)
[29] VDRV_UVLO_STS	R 0x0	Undervoltage condition of VDRV (gatedrive voltage)
[19] HS_FAULT_ACTIVE_Y2	RW, W1C 0x0	Set if any fault occured on the phase that triggered the hardware protection, clear to resume normal operation. Make sure to clear both HS_FAULT_ACTIVE and LS_FAULT_ACTIVE simultaneously to resume operation.
[18] HS_FAULT_ACTIVE_W	RW, W1C 0x0	Set if any fault occured on the phase that triggered the hardware protection, clear to resume normal operation. Make sure to clear both HS_FAULT_ACTIVE and LS_FAULT_ACTIVE simultaneously to resume operation.
[17] HS_FAULT_ACTIVE_V	RW, W1C 0x0	Set if any fault occured on the phase that triggered the hardware protection, clear to resume normal operation. Make sure to clear both HS_FAULT_ACTIVE and LS_FAULT_ACTIVE simultaneously to resume operation.
[16] HS_FAULT_ACTIVE_U	RW, W1C 0x0	Set if any fault occured on the phase that triggered the hardware protection, clear to resume normal operation. Make sure to clear both HS_FAULT_ACTIVE and LS_FAULT_ACTIVE simultaneously to resume operation.

**analog.com** Rev. 0 | 142 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[15] BST_UVLO_STS_Y2	R 0x0	Undervoltage condition of the bootstrap cap on phase Y2
[14] BST_UVLO_STS_W	R 0x0	Undervoltage condition of the bootstrap cap on phase W
[13] BST_UVLO_STS_V	R 0x0	Undervoltage condition of the bootstrap cap on phase V
[12] BST_UVLO_STS_U	R 0x0	Undervoltage condition of the bootstrap cap on phase U
[3] LS_FAULT_ACTIVE_Y2	RW, W1C 0x0	Set if any fault occurred on the phase that triggered the hardware protection, clear to resume normal operation. Make sure to clear both HS_FAULT_ACTIVE and LS_FAULT_ACTIVE simultaneously to resume operation.
[2] LS_FAULT_ACTIVE_W	RW, W1C 0x0	Set if any fault occurred on the phase that triggered the hardware protection, clear to resume normal operation. Make sure to clear both HS_FAULT_ACTIVE and LS_FAULT_ACTIVE simultaneously to resume operation.
[1] LS_FAULT_ACTIVE_V	RW, W1C 0x0	Set if any fault occurred on the phase that triggered the hardware protection, clear to resume normal operation. Make sure to clear both HS_FAULT_ACTIVE and LS_FAULT_ACTIVE simultaneously to resume operation.
[0] LS_FAULT_ACTIVE_U	RW, W1C 0x0	Set if any fault occurred on the phase that triggered the hardware protection, clear to resume normal operation. Make sure to clear both HS_FAULT_ACTIVE and LS_FAULT_ACTIVE simultaneously to resume operation.

## 0x200, Block 0: MCC\_ADC\_I1\_I0\_EXT

External writable ADC value for phase I1, I0

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16] I1	RW, signed 0x0000	External writable ADC value for phase I1
[15:0] IO	RW, signed 0x0000	External writable ADC value for phase I0

**analog.com** Rev. 0 143 of 155

#### 0x201, Block 0: MCC\_ADC\_I2\_EXT

External writable ADC value for phase I2. Note that depending on the selection in register MCC\_ADC\_I\_GEN\_CONFIG -> TRIGGER\_SELECT, writing to this register may not trigger a new processing of the ADC data. So when updating all three external ADC values, it is recommended to update this register first.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0] <b>I2</b>	RW, signed 0x0000	External writable ADC value for phase I2

#### 0x202, Block 0: MCC\_PWM\_VX2\_UX1\_EXT

External writable PWM value.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	RW, unsigned	External writable PWM value for phase VX2.
VX2	0x0000	External willable F will value for phase VAZ.
[15:0] UX1	RW, unsigned 0x0000	External writable PWM value for phase UX1.

#### 0x203, Block 0: MCC\_PWM\_Y2\_WY1\_EXT

External writable PWM value.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	RW, unsigned	External writable PWM value for phase Y2.
Y2	0x0000	External wildable F Will value for phase 12.
[15:0] <b>WY1</b>	RW, unsigned 0x0000	External writable PWM value for phase WY1.

#### 0x204, Block 0: MCC\_PWM\_EXT\_Y2\_ALT

External writable PWM compare value for phase Y2\_ALT.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15:0] PWM_EXT_Y2_ALT	RW, unsigned 0x0000	Duty cycle to be used in independent Y2 mode. This is not scaled to the PWM_MAXCNT value and therefore needs to be set accordingly.  Duty cycle = PWM_EXT_Y2_ALT / (PWM_MAXCNT + 1)

analog.com Rev. 0 | 144 of 155

#### 0x205, Block 0: MCC\_VOLTAGE\_EXT

External writable parameter for open-loop voltage control mode, useful during system setup.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	RW, signed	U Q component in Voltage mode.
UQ	0x0000	o_Q component in voltage mode.
[15:0] UD	RW, signed 0x0000	U_D component in Voltage mode.

#### 0x206, Block 0: MCC\_PHI\_EXT

Angle phi\_e\_ext and phi\_m\_ext for external writing into this register.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:16]	RW, signed	Angle phi m ext for external input.
PHI_M_EXT	0x0000	/ ligit piii_iii_oxtor oxtorial iiipat.
[15:0]	RW, signed	Angle phi e ext for external input.
PHI_E_EXT	0x0000	7 mg-c p.m_c_e.m.s. e.me.m.s. mpan

## 0x208, Block 0: MCC\_VELOCITY\_EXT

Actual velocity for external override.

BITS & NAME	TYPE & RESET	DESCRIPTION
[31:0] VELOCITY_EXT	RW, signed 0x00000000	Actual velocity for SW override.

## 0x008, Block 2: FAULT\_STS

General system status flags. Bits are set and cleared automatically.

BITS & NAME	TYPE & RESET	DESCRIPTION
[12] LDO2_READY	R 0x0	LDO2 (V_EXT2) has completed soft-start.
[11] LDO1_READY	R 0x0	LDO1 (V_EXT1) has completed soft-start.
[10] VCCIO_UVLO	R 0x0	VCCIO Undervoltage.

analog.com Rev. 0 | 145 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[9] VDDA_UVLO	R 0x0	VDDA Undervoltage.
[8] VDD_UVLO	R 0x0	VDD Undervoltage.
[7] VSA_UVLO	R 0x0	VSA Undervoltage.
[6] CHGP_SHORT	R 0x0	VDRV charge pump short status.
[5] CHGP_OK	R 0x0	VDRV charge pump power-up is currently okay.
[4] LDOEXT2_SHORT	R 0x0	LDO2 (V_EXT2) is shorted.
[3] LDOEXT1_SHORT	R 0x0	LDO1 (V_EXT1) is shorted.
[2] LDOEXT_TSD	R 0x0	LDO thermal shutdown status.
[1] BCK_SHORT	R 0x0	VBUCK shorted.
[0] BCK_UVLO	R 0x0	VBUCK Undervoltage.

#### 0x009, Block 2: FAULT\_R\_INT

General system status flags. Bits are set automatically if corresponding bit in FAULT\_STS is set. Each bit must be cleared manually.

BITS & NAME	TYPE & RESET	DESCRIPTION
[15] UC_FAULT	RW 0x0	Force fault pin assertion.
[12] LDO2_READY_RE_LTC	RW, W1C 0x0	LDO2READY latched bit. Write 1 to clear this bit.
[11] LDO1_READY_RE_LTC	RW, W1C 0x0	LDO1READY latched bit. Write 1 to clear this bit.

**analog.com** Rev. 0 | 146 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[10] VCCIO_UVLO_LTC	RW, W1C 0x0	VCCIO_UVLO latched bit. Write 1 to clear this bit.
[9] VDDA_UVLO_LTC	RW, W1C 0x0	VDDA_UVLO latched bit. Write 1 to clear this bit.
[8] VDD_UVLO_LTC	RW, W1C 0x0	VDD_UVLO latched bit. Write 1 to clear this bit.
[7] VSA_UVLO_LTC	RW, W1C 0x0	VSA_UVLO latched bit. Write 1 to clear this bit.
[6] CHGP_SHORT_LTC	RW, W1C 0x0	CHGP_SHORT latched bit. Write 1 to clear this bit. The VDRV charge pump does not turn off because of a short, but rather it enters current limitation. However, once the charge pump is turned off, the bit has to be zero in order to turn it on again.
[5] CHGP_OK_LTC	RW, W1C 0x0	CHGP_OK latched bit. Write 1 to clear this bit.
[4] LDOEXT2_SHORT_LTC	RW, W1C 0x0	LDO2EXT_SHORT latched bit. Write 1 to clear this bit.
[3] LDOEXT1_SHORT_LTC	RW, W1C 0x0	LDO1EXT_SHORT latched bit. Write 1 to clear this bit.
[2] LDOEXT_TSD_LTC	RW, W1C 0x0	LDOEXT_TSD latched bit. Write 1 to clear this bit.
[1] BCK_SHORT_RE_LTC	RW, W1C 0x0	BUCK_SHORT latched bit. Write 1 to clear this bit.
[0] BCK_UVLO_LTC	RW, W1C 0x0	BUCK_UVLO latched bit. Write 1 to clear this bit.

## 0x00A, Block 2: FAULT\_R\_ENA\_F

Mask for register FAULT\_R\_INT. If any bit in this mask register is set and the corresponding flag in the FAULT\_R\_INT register is also set, the status can be seen at the FAULTN pin.

BITS & NAME	TYPE & RESET	DESCRIPTION
[12] LDO2_READY_RE_ENA_F	RW 0x0	LDO2_READY_LTC mask bit for fault pin.
[11] LDO1_READY_RE_ENA_F	RW 0x0	LDO1_READY_LTC mask bit for fault pin.

**analog.com** Rev. 0 | 147 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[10] VCCIO_UVLO_ENA_F	RW 0x1	VCCIO_UVLO_LTC mask bit for fault pin.
[9] VDDA_UVLO_ENA_F	RW 0x1	VDDA_UVLO_LTC mask bit for fault pin.
[8] VDD_UVLO_ENA_F	RW 0x1	VDD_UVLO_LTC mask bit for fault pin.
[7] VSA_UVLO_ENA_F	RW 0x1	VSA_UVLO_LTC mask bit for fault pin.
[6] CHGP_SHORT_ENA_F	RW 0x0	CHGP_SHORT_LTC mask bit for fault pin.
[5] CHGP_OK_ENA_F	RW 0x0	CHGP_OK_LTC mask bit for fault pin.
[4] LDOEXT2_SHORT_ENA_F	RW 0x0	LDO2EXT_SHORT_LTC mask bit for fault pin.
[3] LDOEXT1_SHORT_ENA_F	RW 0x0	LDO1EXT_SHORT_LTC mask bit for fault pin.
[2] LDOEXT_TSD_ENA_F	RW 0x0	LDOEXT_LTC thermal shutdown mask bit for fault pin.
[1] BCK_SHORT_RE_ENA_F	RW 0x1	BUCK_SHORT mask bit for fault pin.
[0] BCK_UVLO_ENA_F	RW 0x1	BUCK_UVLO mask bit for fault pin.

## 0x001, Block 1: ADC\_SRC\_CONFIG

ADC sources config

BITS & NAME	TYPE & RESET	DESCRIPTION
[31] ADC3_MUX2_DETOUR	RW 0x1	MUX2 measurement is skipped for a second MUX1 measurement (AIN3 value) during one PWM period in the ADC3 acquisition sequence. Sequence position of this second measurement is still defined by ADC3_MUX2_CFG
	0: NO_CHAN( 1: ADC3_MU) R	•

**analog.com** Rev. 0 | 148 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[29:28]	RW 0x3	Measurement position of MUX2 input (phase voltage value of Y2) in ADC3 current acquisition sequence
ADC3_MUX2_CFG	0: ADC3_ML 1: ADC3_ML 2: ADC3_ML 3: ADC3_ML	JX2_1ST MUX input 2 is sampled first after trigger  JX2_2ND MUX input 2 is sampled second after trigger  JX2_3RD MUX input 2 is sampled third after trigger
[27:26]	RW 0x2	Measurement position of MUX1 input (AIN3 value) in ADC3 current acquisition sequence
ADC3_MUX1_CFG	0: ADC3_ML 1: ADC3_ML 2: ADC3_ML 3: ADC3_ML	JX1_1ST MUX input 1 is sampled first after trigger JX1_2ND MUX input 1 is sampled second after trigger JX1_3RD MUX input 1 is sampled third after trigger
[25:24]	RW 0x1	Measurement position of MUX0 input (CSA value of Y2) in ADC3 current acquisition sequence
ADC3_MUX0_CFG	0: ADC3_ML 1: ADC3_ML 2: ADC3_ML 3: ADC3_ML	JX0_1ST MUX input 0 is sampled first after trigger  JX0_2ND MUX input 0 is sampled second after trigger  JX0_3RD MUX input 0 is sampled third after trigger
[23]	RW 0x1	MUX2 measurement is skipped for a second MUX1 measurement (AIN2 value) during one PWM period in the ADC2 acquisition sequence.  Sequence position of this second measurement is still defined by
ADC2_MUX2_DETOUR	0: NO_CHAN 1: ADC2_MU R	ADC2_MUX2_CFG  NGE no changes  JX2_DETOU MUX2 measurement is skipped for a second MUX1 (AIN2) measurement
[22] ADC2_MUX3_DIS	RW 0x0	Disable measurement of MUX3 input (junction temperature VTJ value) in ADC2 current acquisition sequence
[21:20]	RW 0x3	Measurement position of MUX2 input (phase voltage value of WY1) in ADC2 current acquisition sequence
ADC2_MUX2_CFG	0: ADC2_MU 1: ADC2_MU 2: ADC2_MU 3: ADC2_MU	JX2_1ST MUX input 2 is sampled first after trigger JX2_2ND MUX input 2 is sampled second after trigger
[19:18]	RW 0x2	Measurement position of MUX1 input (AIN2 value) in ADC2 current acquisition sequence
ADC2_MUX1_CFG	0: ADC2_ML 1: ADC2_ML 2: ADC2_ML 3: ADC2_ML	JX1_1ST MUX input 1 is sampled first after trigger JX1_2ND MUX input 1 is sampled second after trigger
[17:16]	RW 0x1	Measurement position of MUX0 input (CSA value of WY1) in ADC2 current acquisition sequence
ADC2_MUX0_CFG	0: ADC2_MU 1: ADC2_MU 2: ADC2_MU 3: ADC2_MU	JX0_1ST MUX input 0 is sampled first after trigger JX0_2ND MUX input 0 is sampled second after trigger

**analog.com** Rev. 0 | 149 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[15] ADC1_MUX2_DETOUR	RW 0x1	MUX2 measurement is skipped for a second MUX1 measurement (AIN1 value) during one PWM period in the ADC1 acquisition sequence. Sequence position of this second measurement is still defined by ADC1_MUX2_CFG
	0: NO_CHAI 1: ADC1_MI R	NGE no changes IUX2_DETOU MUX2 measurement is skipped for a second MUX1 (AIN1) measurement
[13:12]	RW 0x3	Measurement position of MUX2 input (phase voltage value of VX2) in ADC1 current acquisition sequence
ADC1_MUX2_CFG	1: ADC1_MU 2: ADC1_MU 3: ADC1_MU	IUX2_2ND MUX input 2 is sampled second after trigger IUX2_3RD MUX input 2 is sampled third after trigger
[11:10]	RW 0x2	Measurement position of MUX1 input (AIN1 value) in ADC1 current acquisition sequence
ADC1_MUX1_CFG	1: ADC1_MU 2: ADC1_MU	IUX1_2ND MUX input 1 is sampled second after trigger IUX1_3RD MUX input 1 is sampled third after trigger
[9:8]	RW 0x1	Measurement position of MUX1 input (CSA value of VX2) in ADC1 current acquisition sequence
ADC1_MUX0_CFG	1: ADC1_MU 2: ADC1_MU	IUX0_OFF skip MUX input 0 IUX0_1ST MUX input 0 is sampled first after trigger IUX0_2ND MUX input 0 is sampled second after trigger IUX0_3RD MUX input 0 is sampled third after trigger
[7] ADC0_MUX2_DETOUR	RW 0x1	MUX2 measurement is skipped for a second MUX1 measurement (AIN0 value) during one PWM period in the ADC0 acquisition sequence.  Sequence position of this second measurement is still defined by ADC0_MUX2_CFG
	0: NO_CHAI 1: ADC0_MI R	NGE no changes IUX2_DETOU MUX2 measurement is skipped for a second MUX1 (AIN0) measurement
[6] ADC0_MUX3_DIS	RW 0x0	Disable measurement of MUX3 input (supply voltage value) in ADC0 current acquisition sequence
[5:4]	RW 0x3	Measurement position of MUX2 input (phase voltage value of UX1) in ADC0 current acquisition sequence
ADC0_MUX2_CFG		
[3:2]	RW 0x2	Measurement position of MUX1 input (AIN0 value) in ADC0 current acquisition sequence
ADC0_MUX1_CFG	1: ADC0_MU 2: ADC0_MU	IUX1_OFF skip MUX input 1 IUX1_1ST MUX input 1 is sampled first after trigger IUX1_2ND MUX input 1 is sampled second after trigger IUX1_3RD MUX input 1 is sampled third after trigger

**analog.com** Rev. 0 | 150 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[1:0]	RW 0x1	Measurement position of MUX0 input (CSA value of UX1) in ADC0 current acquisition sequence
ADC0_MUX0_CFG	0: ADC0_MUX 1: ADC0_MUX 2: ADC0_MUX 3: ADC0_MUX	K0_1STMUX input 0 is sampled first after triggerK0_2NDMUX input 0 is sampled second after trigger

## 0x002, Block 1: ADC\_SETUP

ADC setup

BITS & NAME	TYPE & RESET	DESCRIPTION
	RW 0x0	Shift ADC sample time in steps of 100ns, base = 500ns
[19:16]  ADC_SHIFT_SAMPLE	6: ADC_SHIF 7: ADC_SHIF 8: ADC_SHIF 9: ADC_SHIF 10: ADC_SHIF 11: ADC_SHIF 12: ADC_SHIF 13: ADC_SHIF 14: ADC_SHIF	TT_600NS 600ns TT_700NS 700ns TT_800NS 800ns

## 0x005, Block 1: ADC\_STATUS

ADC status bits

BITS & NAME	TYPE & RESET	DESCRIPTION
[15]	R 0x0	ADC3 acquisition sequence is not set correctly, check particular selection bits in ADC_SRC_CONFIG register
ADC3_MUXSEQ_FAIL	0: ADC3_SEC 1: ADC3_SEC	<del>_</del>
[14]	R 0x0	ADC2 acquisition sequence is not set correctly, check particular selection bits in ADC_SRC_CONFIG register
ADC2_MUXSEQ_FAIL	0: ADC2_SEC 1: ADC2_SEC	
[13]	R 0x0	ADC1 acquisition sequence is not set correctly, check particular selection bits in ADC_SRC_CONFIG register
ADC1_MUXSEQ_FAIL	0: ADC1_SEC 1: ADC1_SEC	

**analog.com** Rev. 0 | 151 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[12]	R 0x0	ADC0 acquisition sequence is not set correctly, check particular selection bits in ADC_SRC_CONFIG register
ADC0_MUXSEQ_FAIL	0: ADC0_SEC	Q_FAIL Fail
[11]	R 0x0	ADC3 is not responding correctly
ADC3_WTCHDG_FAIL	0: ADC3_OK 1: ADC3_FAII	
[10]	R 0x0	ADC2 is not responding correctly
ADC2_WTCHDG_FAIL	0: ADC2_OK 1: ADC2_FAII	
[9]	R 0x0	ADC1 is not responding correctly
ADC1_WTCHDG_FAIL	0: ADC1_OK 1: ADC1_FAII	
[8]	R 0x0	ADC0 is not responding correctly
ADC0_WTCHDG_FAIL	0: ADC0_OK 1: ADC0 FAII	
[3]	R 0x0	ADC3 status
RDY_ADC_3	0: ADC3_NRI 1: ADC3_RD\	DY ADC3 calibration ongoing Y ADC3 is calibrated and ready for normal operation
[2]	R 0x0	ADC2 status
RDY_ADC_2	0: ADC2_NRI 1: ADC2_RD\	
[1]	R 0x0	ADC1 status
RDY_ADC_1	0: ADC1_NRI 1: ADC1_RD\	
[0]	R 0x0	ADC0 status
RDY_ADC_0	0: ADC0_NRI 1: ADC0_RD\	

## 0x007, Block 1: CSA\_SETUP

CSA setup

BITS & NAME	TYPE & RESET	DESCRIPTION
[19:16]	RW 0x0	Filter length exponent of digital filter (moving average style) for all raw AZ values
CSA_AZ_FLTLNGTH_EXP	0: CSA_AZ_F 1: CSA_AZ_F 2: CSA_AZ_F 3: CSA_AZ_F	ILT_2 filtLength=2 (filter over 2 values) ILT_4 filtLength=4 (filter over 4 values)

**analog.com** Rev. 0 | 152 of 155

BITS & NAME	TYPE & RESET	DESCRIPTION
[45,44]	RW 0x0	BW filter settings for CSA3 (adapt PWM cycle and ADC_SHIFT_SAMPLE where applicable)
[15:14]		,
CSA3_FILT	0: CSA3_FILT 1: CSA3_FILT	
	2: CSA3_FILT	
	3: CSA3_FILT	
	RW	BW filter settings for CSA02 (adapt PWM cycle and
[13:12]	0x0	ADC_SHIFT_SAMPLE where applicable)
CSA012_FILT	0: CSA012_FI	
_	1: CSA012_FI 2: CSA012_FI	
	3: CSA012_FI	
	RW	Bypass of CSA3; results in gain=-1
[10]	0x0	- Jyaco e. ee, resulte in gain.
CSA3_BYPASS		
CSAS_BTFASS	0: CSA3_BYP	ASS_OFF no bypass
	1: CSA3_BYP	
	RW	Gain for CSA3 in case no bypass is active
[9:8]	0x0	
	0: CSA3 GAIN	N X5 x5
CSA3_GAIN	1: CSA3 GAIN	
	2: CSA3_GAI	N_X20 x20
	3: CSA3_GAI	
	RW	Bypass of CSA3; results in gain=-1
[6]	0x0	
CSA012_BYPASS	0: CSA012_B	YPASS_OF no bypass
GOAGIZ_BITAGG	6. 00/1012_B	117/00_01 110 bypa33
	1: CSA012 B	YPASS_EN x1 (bypass CSA)
	RW	Gain for CSA02 in case no bypass is active
[5:4]	0x0	
[5.4]	0.004040.0	ANI VE
CSA012_GAIN	0: CSA012_G 1: CSA012 G	
	2: CSA012_G	
	3: CSA012 G	
ro1	RW	CSA3 Enable bit
[3]	0x0	
CSA3 EN		
	0: CSA3_OFF	
	1: CSA3_EN	CSA3 enabled CSA2 Enable bit
[2]	0x0	OOAZ ENANG NIL
	0.00	
CSA2_EN	0: CSA2_OFF	
	1: CSA2_EN	CSA2 enabled
[1]	RW	CSA1 Enable bit
111	0x0	
CSA1_EN	0: CSA1_OFF	CSA1 disabled
	1: CSA1_OFF	CSA1 disabled CSA1 enabled
	RW	CSA0 Enable bit
[0]	0x0	
CSA0_EN		
OSAU_LIN	0: CSA0_OFF	
	1: CSA0_EN	CSA0 enabled

**analog.com** Rev. 0 | 153 of 155

## **REVISION HISTORY**

#### **Revision History**

Revision Number	Revision Date	Change(s)
0	04/25	Initial release

**analog.com** Rev. 0 | 154 of 155

ALL INFORMATION CONTAINED HEREIN IS PROVIDED "AS IS" WITHOUT REPRESENTATION OR WARRANTY. NO RESPONSIBILITY IS ASSUMED BY ANALOG DEVICES FOR ITS USE, NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THIRD PARTIES THAT MAY RESULT FROM ITS USE. SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. NO LICENCE, EITHER EXPRESSED OR IMPLIED, IS GRANTED UNDER ANY ADI PATENT RIGHT, COPYRIGHT, MASK WORK RIGHT, OR ANY OTHER ADI INTELLECTUAL PROPERTY RIGHT RELATING TO ANY COMBINATION, MACHINE, OR PROCESS, IN WHICH ADI PRODUCTS OR SERVICES ARE USED. TRADEMARKS AND REGISTERED TRADEMARKS ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. ALL ANALOG DEVICES PRODUCTS CONTAINED HEREIN ARE SUBJECT TO RELEASE AND AVAILABILITY.

Rev. 0 155 of analog.com